User menu

Accès à distance ? S'identifier sur le proxy UCLouvain

Design of a branch-based carry-select adder IP portable in 0.25 mu m bulk and silicon-on-insulator CMOS technologies

Primary tabs

Neve, Amaury [UCL] Flandre, Denis [UCL]

By reducing the parasitic node capacitances, the Branch-Based Logic design style can increase the performances of digital circuits. In order to benefit from the full potential of the design style and to be able to port it to different technologies, it is important to take into account the specific features of each technology. We investigate the case of three advanced 0.25 mu m CMOS technologies: bulk, Partially-depleted SOI and fully-depleted SOI. The design of a 16-bit carry-select branch-based adder IP is discussed. The branch-based adder shows lower power consumption compared to an implementation with conventional CMOS logic gates.

Document type Communication à un colloque (Conference Paper) – Présentation orale avec comité de sélection
Publication date 2002
Conference "SOC Design Methodologies. IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC'01)", Montpellier (France)
Peer reviewed yes
Host document Robert, M.; Rouzeyre, B.; Piquet, C.; Flottes, M.-L.; ; "SOC Design Methodologies. IFIP TC10/WG10.5 Eleventh InternationalConference on Very Large Scale Integration of Systems-on-Chip(VLSI-SOC'01)"- 169-180
Publisher Kluwer academic publishers
Affiliation UCL - FSA/ELEC - Département d'électricité
Links
Bibliographic reference Neve, Amaury ; Flandre, Denis. Design of a branch-based carry-select adder IP portable in 0.25 mu m bulk and silicon-on-insulator CMOS technologies.SOC Design Methodologies. IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC'01) (Montpellier (France)). In: Robert, M.; Rouzeyre, B.; Piquet, C.; Flottes, M.-L.;, SOC Design Methodologies. IFIP TC10/WG10.5 Eleventh InternationalConference on Very Large Scale Integration of Systems-on-Chip(VLSI-SOC'01), Kluwer academic publishers2002, p.169-180
Permanent URL http://hdl.handle.net/2078.1/68102