User menu

Accès à distance ? S'identifier sur le proxy UCLouvain

A revised reverse gated-diode technique for determining generation parameters in thin-film silicon-on-insulator devices and its application at high temperatures

  1. Colinge Jean-Pierre, Silicon-on-Insulator Technology: Materials to VLSI, ISBN:9781475726138, 10.1007/978-1-4757-2611-4
  2. Cristoloveanu Sorin, Li Sheng S., Electrical Characterization of Silicon-on-Insulator Materials and Devices, ISBN:9780792395485, 10.1007/978-1-4615-2245-4
  3. Schroder D.K., The concept of generation and recombination lifetimes in semiconductors, 10.1109/t-ed.1982.20879
  4. Schroder D.K., Carrier lifetimes in silicon, 10.1109/16.554806
  5. Flandre D., Terao A., Francis P., Gentinne B., Colinge J.-P., Demonstration of the potential of accumulation-mode MOS transistors on SOI substrates for high-temperature operation (150-300 degrees C), 10.1109/55.215084
  6. Flandre Denis, Silicon-on-insulator technology for high temperature metal oxide semiconductor devices and circuits, 10.1016/0921-5107(94)04018-y
  7. Reichert G., Raynaud C., Faynot O., Balestra F., Cristoloveanu S., Submicron SOI-MOSFETs for high temperature operation (300–600K), 10.1016/s0167-9317(97)00079-8
  8. Ioannou D. E., IEEE Electron Device Lett., 14, 10 (1990)
  9. Yasuda N., Taniguchi K., Hamaguchi C., Yamaguchi Y., Nishimura T., New carrier lifetime measurement method for fully depleted SOI MOSFET's, 10.1109/16.129103
  10. Munteanu D., Weiser D.A., Cristoloveanu S., Faynot O., Pelloie J.-L., Fossum J.G., Generation-recombination transient effects in partially depleted SOI transistors: systematic experiments and simulations, 10.1109/16.704363
  11. Grove A.S., Fitzgerald D.J., Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditions, 10.1016/0038-1101(66)90118-3
  12. Ernst T., Cristoloveanu S., Vandooren A., Rudenko T., Colinge J.-P., Recombination current modeling and carrier lifetime extraction in dual-gate fully-depleted SOI devices, 10.1109/16.772502
  13. Rudenko T., Rudenko A., Kilchytska V., Cristoloveanu S., Ernst T., Colinge J.-P., Dessard V., Flandre D., Determination of film and surface recombination in thin-film SOI devices using gated-diode technique, 10.1016/j.sse.2003.09.004
  14. Xuejun Zhao, Ioannou D.E., "Gated-diode" in SOI MOSFETs: a sensitive tool for characterizing the buried Si/SiO/sub 2/ interface, 10.1109/16.915689
  15. Pierret R.F., The gate-controlled diode s0 measurement and steady-state lateral current flow in deeply depleted MOS structures, 10.1016/0038-1101(74)90004-5
  16. Fitzgerald D.J., Grove A.S., Surface recombination in semiconductors, 10.1016/0039-6028(68)90182-9
  17. Givargizov E. I., Loukin V. A., Limanov A. B., Defect Engineering in SOI Films Prepared by Zone-Melting Recrystallization, Physical and Technical Problems of SOI Structures and Devices (1995) ISBN:9789401040525 p.27-38, 10.1007/978-94-011-0109-7_3
Bibliographic reference Rudenko, Tamara ; Flandre, Denis ; Kilchytska, Valeriya ; Dessard, Vincent. A revised reverse gated-diode technique for determining generation parameters in thin-film silicon-on-insulator devices and its application at high temperatures. In: Journal of Applied Physics, Vol. 97, no. 9, p. 9 pages (2005)
Permanent URL http://hdl.handle.net/2078.1/39362