Tinoco, Julio
[Telecommunications Department of the Engineering School, National Autonomous University of Mexico, UNAM, Mexico City, Mexico]
Rodriguez, Silvestre Salas
[Micro and Nanotechnology Research Centre (MICRONA), Universidad Veracruzana, Veracruz, Mexico]
Martinez-Lopez, Andrea G.
[Micro and Nanotechnology Research Centre (MICRONA), Universidad Veracruzana, Veracruz, Mexico]
Alvarado, Joaquin
[Semiconductor Devices Research Centre, Benemérita Universidad Autónoma de Puebla (BUAP), Puebla, Mexico]
Raskin, Jean-Pierre
[UCL]
Triple-Gate FinFETs have been demonstrated to be promising to push further the down scaling of CMOS technology, because of their high immunity against the so-called short channel effects. However, due to their three-dimensional (3-D) architecture, strong degradation of their analog characteristics has been reported, basically due to large extrinsic resistances and capacitances. In this paper, based on measurements and 3-D numerical simulations, we analyze the impact of the extrinsic gate capacitances on the RF behavior of FinFETs. It is shown that the reduction of the fin spacing, the modification of the fin geometrical aspect ratio (height/width) as well as the optimization of the fin spacing-fin Source/Drain extension ratio can significantly improve the FinFET RF performance.
| Bibliographic reference |
Tinoco, Julio ; Rodriguez, Silvestre Salas ; Martinez-Lopez, Andrea G. ; Alvarado, Joaquin ; Raskin, Jean-Pierre. Impact of extrinsic capacitances on FinFETs RF performance. In: IEEE Transactions on Microwave Theory and Techniques, Vol. 16, no.2, p. 833-840 (February 2013) |
| Permanent URL |
http://hdl.handle.net/2078.1/187266 |
