User menu

A modified gm/ID design methodology for deeply scaled CMOS technologies

Bibliographic reference Pollissard, Guillaume ; Gosset, Geoffroy ; Flandre, Denis. A modified gm/ID design methodology for deeply scaled CMOS technologies. In: Analog Integrated Circuits and Signal Processing, Vol. 78, no.3, p. 771-784 (27/09/2013)
Permanent URL
  1. Laker, K., & Sansen, W. (1994). Design of analog integrated circuits and systems (1st ed). New York: McGraw-Hill Companies.
  2. de Bernardinis, F., Nuzzo, P., & Sangiovanni-Vincentelli, A. (2005) Mixed signal design space exploration through analog platforms. In Proceedings of the 42nd Annual Design Automation Conference, Anaheim, CA, USA, 13–17 June 2005 (pp. 875–880).
  3. Leyn, F., Daems, W., Gielen, G., & Sansen, W. (1997). Analog circuit sizing with constraint programming modeling and minimax optimization. In Proceedings of the International Symposium on Circuits and System, Hong Kong, 9–12 June 1997 (Vol. 3, pp. 1500–1503).
  4. Massier Tobias, Graeb Helmut, Schlichtmann Ulf, The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis, 10.1109/tcad.2008.2006143
  5. Perez-Montes, F., Medeiro, F., Dominguez-Castro, R., Fernandez, F., & Rodriguez-Vazquez, A. (2000). XFridge: A SPICE-based, portable, user-friendly cell-level sizing tool. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition 2000, Paris, France, 27–30 March 2000 (pp. 739).
  6. Gielen G.G.E., Walscharts H.C.C., Sansen W.M.C., ISAAC: a symbolic simulator for analog integrated circuits, 10.1109/4.44994
  7. Gielen G.G.E., Rutenbar R.A., Computer-aided design of analog and mixed-signal integrated circuits, 10.1109/5.899053
  8. Silveira F., Flandre D., Jespers P.G.A., A g/sub m//I/sub D/ based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA, 10.1109/4.535416
  9. Girardi, A., & Bampi, S. (2006). Power constrained design optimization of analog circuits based on physical g m /I D characteristics. In Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design, Minas Gerais, Brazil, 28 August–1 September 2006 (pp. 89–93).
  10. Jespers, P. (2009). The g m /I D methodology, a sizing tool for low-voltage analog CMOS circuits (1st ed). Berlin: Springer.
  11. Kayal, M., & Blagojevic, M. (2006). Design methodology based on the analog blocks retargeting from bulk to FD SOI using EKV model. In Proceedings of International Conference on Mixed Design of Integrated Circuits and Systems, Gdynia, Poland, 22–24 June 2006 (pp. 131–135).
  12. Binkley D.M., Hopper C.E., Tucker S.D., Moss B.C., Rochelle J.M., Foty D.P., A CAD methodology for optimizing transistor current and sizing in analog CMOS design, 10.1109/tcad.2002.806606
  13. Bucher, M., Enz, C., Krummenacher, F., Sallese, J.-M., Lallement, C., & Porret, A.-S. (2002). The EKV 3.0 compact MOS transistor model: accounting for deep-submicron aspects. In Proceedings of the 2002 International Conference on Modeling and Simulation of Microsystems, San Juan, Puerto Rico, 22–25 April 2002 (pp. 670–673).
  14. Murmann B., Nikaeen P., Connelly D.J., Dutton R.W., Impact of Scaling on Analog Performance and Associated Modeling Needs, 10.1109/ted.2006.880372
  15. KONISHI Takayuki, INAZU Kenji, LEE Jun Gyu, NATSUI Masanori, MASUI Shoichi, MURMANN Boris, Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using gm/ID Lookup Table Methodology, 10.1587/transele.e94.c.334
  16. Foty, D. P., Binkley, D. M., & Bucher, M. (2002). Starting over: g m /I D -based MOSFET modeling as a basis for modernized analog design methodologies. In Proceedings of the 2002 International Conference on Modeling and Simulation of Microsystems, San Juan, Puerto Rico, 22–25 April 2002 (pp. 682–685).
  17. Annema A.-J., Nauta B., van Langevelde R., Tuinhout H., Analog circuits in ultra-deep-submicron CMOS, 10.1109/jssc.2004.837247
  18. Ortiz-Conde A., Garcı́a Sánchez F.J., Liou J.J., Cerdeira A., Estrada M., Yue Y., A review of recent MOSFET threshold voltage extraction methods, 10.1016/s0026-2714(02)00027-6
  19. Mueller Judith, Thoma Rainer, Demircan Ertugrul, Bernicot Christophe, Juge Andre, Modeling of MOSFET parasitic capacitances, and their impact on circuit performance, 10.1016/j.sse.2007.09.025
  20. Cheng, Y., & Hu, C. (2002). Capacitance model. In MOSFET modeling and BSIM3 user’s guide (pp. 143–209). Berlin: Springer.