User menu

Harvesting the potential of nano-CMOS for lightweight cryptography: An ultra-low-voltage 65 nm AES coprocessor for passive RFID tags

Bibliographic reference Hocquet, Cédric ; Kamel, Dina ; Regazzoni, Francesco ; Legat, Jean-Didier ; Flandre, Denis ; et. al. Harvesting the potential of nano-CMOS for lightweight cryptography: An ultra-low-voltage 65 nm AES coprocessor for passive RFID tags. In: Journal of Cryptographic Engineering, Vol. 1, no. 1, p. 79-86 (Février 2011)
Permanent URL http://hdl.handle.net/2078.1/87835
  1. Barnett, R., Balachandran, G., Lazar, S., Kramer, B., Konnail, G., Rajasekhar, S., Drobny, V.: A passive UHF RFID transponder for EPC Gen 2 with-14dbm sensitivity in 0.13 μm CMOS. In: IEEE International Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers, pp. 582–623. IEEE (2007)
  2. Batina, L., Guajardo, J., Kerins, T., Mentens, N., Tuyls, P., Verbauwhede, I.: An elliptic curve processor suitable for RFID-tags. IACR (2006, eprint)
  3. Bertoni, G., Macchetti, M., Negri, L., Fragneto, P.: Power-efficient ASIC synthesis of cryptographic sboxes. In: Proceedings of the 14th ACM Great Lakes Symposium on VLSI, p. 281. ACM (2004)
  4. Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: Present: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) 9th International Workshop on Cryptographic Hardware and Embedded Systems—CHES 2007. Lecture Notes in Computer Science, vol. 4727, pp. 450–466. Springer, Berlin (2007)
  5. Bol, D., Ambroise, R., Flandre, D., Legat, J.: Analysis and minimization of practical energy in 45 nm subthreshold logic circuits. In: IEEE International Conference on Computer Design, 2008. ICCD 2008, pp. 294–300. IEEE (2008)
  6. Bol D., Ambroise R., Flandre D., Legat J.-D., Interests and Limitations of Technology Scaling for Subthreshold Logic, 10.1109/tvlsi.2008.2005413
  7. Bol, D., Flandre, D., Legat, J.: Technology flavor selection and adaptive techniques for timing-constrained 45 nm subthreshold circuits. In: Proceedings of the 14th ACM/IEEE International Symposium on Low power Electronics and Design, pp. 21–26. ACM (2009)
  8. Bol, D., Hocquet, C., Flandre, D., Legat, J.: The Detrimental Impact of Negative Celsius Temperature on Ultra-Low-Voltage CMOS Logic. In: European Solid-State Circuits Conference ESSCIRC (2010)
  9. Calhoun B.H., Wang A., Chandrakasan A., Modeling and sizing for minimum energy operation in subthreshold circuits, 10.1109/jssc.2005.852162
  10. Canright, D.: A very compact S-Box for AES. In: Rao, J.R., Sunar, B. (eds.) Cryptographic Hardware and Embedded Systems—CHES 2005. Lecture Notes in Computer Science, vol. 3659, pp. 441–455. Springer, Berlin (2005)
  11. Cho, N., Song, S.J., Kim, S., Kim, S., Yoo, H.J.: A 5.1 μW UHF RFID tag chip integrated with sensors for wireless environmental monitoring. In: Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005, pp. 279–282 (2005)
  12. Das, R., Harrop, P.: RFID forecasts, players and opportunities 2011–2021. IDTechEx Report (2010)
  13. Feldhofer, M., Wolkerstorfer, J.: Strong crypto for RFID tags—a comparison of low-power hardware implementations. In: IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007, pp. 1839–1842. IEEE (2007)
  14. Feldhofer M., Wolkerstorfer J., Rijmen V., AES implementation on a grain of sand, 10.1049/ip-ifs:20055006
  15. Finchelstein, D., Sze, V., Sinangil, M., Koken, Y., Chandrakasan, A.: A low-power 0.7-V H. 264 720p video decoder. In: IEEE Asian Solid-State Circuits Conference, 2008. A-SSCC’08, pp. 173–176. IEEE (2008)
  16. Good, T., Benaissa, M.: 692-nW Advanced Encryption Standard (AES) on a 0.13 μm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (99), 1 (2009)
  17. Hamalainen, P., Alho, T., Hannikainen, M., Hamalainen, T.: Design and implementation of low-area and low-power aes encryption hardware core. In: 9th EUROMICRO Conference on Digital System Design, pp. 577–583. IEEE (2006)
  18. Hempstead, M., Wei, G., Brooks, D.: Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations. In: Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 368–378. ACM (2006)
  19. Hong, Y., Chan, C.F., Guo, J., Ng, Y.S., Shi, W., Leung, L.K., Leung, K.N., Choy, C.S., Pun, K.P.: Design of passive UHF RFID tag in 130 nm CMOS technology. In: IEEE Asia Pacific Conference on Circuits and Systems, 2008. APCCAS 2008, pp. 1371 –1374 (2008)
  20. EPCglobal Inc.: EPC Radio-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Protocol for Communications at 860 MHz–960 MHz Version 1.2.0 (2008). http://www.gs1.org/
  21. Juels A., RFID security and privacy: a research survey, 10.1109/jsac.2005.861395
  22. Kamel, D., Standaert, F., Flandre, D.: Scaling trends of the AES S-Box low power consumption in 130 and 65 nm CMOS technology nodes. In: IEEE International Symposium on Circuits and Systems, 2009. ISCAS 2009, pp. 1385–1388. IEEE (2009)
  23. Tae-Hyoung Kim, Keane J., Hanyong Eom, Kim C.H., Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design, 10.1109/tvlsi.2007.899239
  24. Kitsos P., Zhang Y.: RFID Security—Techniques, Protocols and System-on-Chip Design. Springer, Berlin (2008)
  25. Kwong, J., Chandrakasan, A.: Variation-driven device sizing for minimum energy sub-threshold circuits. In: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, pp. 8–13. ACM (2006)
  26. Leander, G., Paar, C., Poschmann, A., Schramm, K.: New lightweight DES variants. In: Fast Software Encryption, pp. 196–210. Springer, Berlin (2007)
  27. Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: A systematic evaluation of compact hardware implementations for the Rijndael S-box. Topics in Cryptology—CT-RSA 2005, pp. 323–333 (2005)
  28. Moore G.E., Cramming More Components Onto Integrated Circuits, 10.1109/jproc.1998.658762
  29. Poschmann, A.: Lightweight cryptography—cryptographic engineering for a pervasive world. Cryptology ePrint Archive, Report 2009/516 (2009). http://eprint.iacr.org/
  30. Pu, Y., de Gyvez, J., Corporaal, H., Ha, Y.: An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supply. In: IEEE International Solid-State Circuits Conference. ISSCC 2009. Digest of Technical Papers, pp. 146–147. IEEE (2009)
  31. Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Proceedings of ASIACRYPT 2001. LNCS, vol. 2248, pp. 239–254 (2000)
  32. Soeleman, H., Roy, K.: Ultra-low power digital subthreshold logic circuits. In: Proceedings of the 1999 International Symposium on Low Power Electronics and Design, pp. 94–96. ACM (1999)
  33. Sridhara, S., DiRenzo, M., Lingam, S., Lee, S., Blazquez, R., Maxey, J., Ghanem, S., Lee, Y., Abdallah, R., Singh, P., et al.: Microwatt embedded processor platform for medical system-on-chip applications. In: IEEE Symposium on VLSI Circuits (VLSIC), 2010, pp. 15–16. IEEE (2010)
  34. National Institute of Standards Technology (NIST): Announcing the Advanced Encryption Standard AES. Federal Information Processing Standards Publication 197 (2001)
  35. Sze, V., Chandrakasan, A.: A 0.4-V UWB baseband processor. In: Proceedings of the 2007 International Symposium on Low power Electronics and Design, pp. 262–267. ACM, New York (2007)
  36. Verma Naveen, Kwong Joyce, Chandrakasan Anantha P., Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits, 10.1109/ted.2007.911352
  37. Want R., An Introduction to RFID Technology, 10.1109/mprv.2006.2
  38. Yeager Daniel, Zhang Fan, Zarrasvand Azin, George Nicole T., Daniel Thomas, Otis Brian P., A 9 $\mu$ A, Addressable Gen2 Sensor Tag for Biosignal Acquisition, 10.1109/jssc.2010.2063930