User menu

Low temperature tunneling current enhancement in silicide/Si Schottky contacts with nanoscale barrier width

Bibliographic reference Reckinger, Nicolas ; Tang, Xiaohui ; Dubois, Emmanuel ; Larrieu, Guilhem ; Flandre, Denis ; et. al. Low temperature tunneling current enhancement in silicide/Si Schottky contacts with nanoscale barrier width. In: Applied Physics Letters, Vol. 98, no. 11, p. 112102 (16 March 2011)
Permanent URL
  1. Snyder John P., Helms C. R., Nishi Yoshio, Experimental investigation of a PtSi source and drain field emission transistor, 10.1063/1.114513
  2. Dubois Emmanuel, Larrieu Guilhem, Low Schottky barrier source/drain for advanced MOS architecture: device design and material considerations, 10.1016/s0038-1101(02)00033-3
  3. Larrieu G., Dubois E., Integration of PtSi-Based Schottky-Barrier p-MOSFETs With a Midgap Tungsten Gate, 10.1109/ted.2005.859703
  4. Jang Moongyu, Kim Yarkyeon, Shin Jaeheon, Lee Seongjae, Park Kyoungwan, A 50-nm-gate-length erbium-silicided n-type Schottky barrier metal-oxide-semiconductor field-effect transistor, 10.1063/1.1645665
  5. Zhu S., Chen J., Li M.-F., Lee S.J., Singh J., Zhu C.X., Du A., Tung C.H., Chin A., Kwong D.L., N-Type Schottky Barrier Source/Drain MOSFET Using Ytterbium Silicide, 10.1109/led.2004.831582
  6. Fritze M., Chen C.L., Calawa S., Yost D., Wheeler B., Wyatt P., Keast C.L., Snyder J., Larson J., High-Speed Schottky-Barrier pMOSFET With<tex>$f_T = 280 hbox GHz$</tex>, 10.1109/led.2004.826294
  7. Larrieu G., Dubois E., Schottky-Barrier Source/Drain MOSFETs on Ultrathin SOI Body With a Tungsten Metallic Midgap Gate, 10.1109/led.2004.838053
  8. Unewisse M. H., Storey J. W. V., Conduction mechanisms in erbium silicide Schottky diodes, 10.1063/1.352899
  9. Reckinger Nicolas, Tang Xiaohui, Bayot Vincent, Yarekha Dmitri A., Dubois Emmanuel, Godey Sylvie, Wallart Xavier, Larrieu Guilhem, Łaszcz Adam, Ratajczak Jacek, Jacques Pascal J., Raskin Jean-Pierre, Low Schottky barrier height for ErSi2−x/n-Si contacts formed with a Ti cap, 10.1063/1.3010305
  10. Dubois Emmanuel, Larrieu Guilhem, Measurement of low Schottky barrier heights applied to metallic source/drain metal–oxide–semiconductor field effect transistors, 10.1063/1.1756215
  11. Thornton R.L., Schottky-barrier elevation by ion implantation and implant segregation, 10.1049/el:19810337
  12. Kinoshita A., Dig. Tech. Pap. - Symp. VLSI Technol., 2004, 168
  13. Sze S. M., Physics of Semiconductor Devices (2007)
  14. Crowell C.R., Rideout V.L., Normalized thermionic-field (T-F) emission in metal-semiconductor (Schottky) barriers, 10.1016/0038-1101(69)90117-8
  15. Larrieu G., Yarekha D.A., Dubois E., Breil N., Faynot O., Arsenic-Segregated Rare-Earth Silicide Junctions: Reduction of Schottky Barrier and Integration in Metallic n-MOSFETs on SOI, 10.1109/led.2009.2033085
  16. Afzalian Aryan, Akhavan Nima Dehdashti, Lee Chi-Woo, Yan Ran, Ferain Isabelle, Razavi Pedram, Colinge Jean-Pierre, A new F(ast)-CMS NEGF algorithm for efficient 3D simulations of switching characteristics enhancement in constricted tunnel barrier silicon nanowire MuGFETs, 10.1007/s10825-009-0283-1
  17. Jing Guo, Lundstrom M.S., A computational study of thin-body, double-gate, Schottky barrier MOSFETs, 10.1109/ted.2002.804696
  18. Afzalian A., 376 (2010)