User menu

A practical DPA counter-measure with BDD architecture

Bibliographic reference Akishita, T. ; Katagi, M. ; Miyato, Y. ; Mizuno, A. ; Shibutani, K.. A practical DPA counter-measure with BDD architecture.Smart Card Research and Advanced Applications. 8th IFIP WG 8.8/11.2 International Conference, CARDIS 2008 (London, UK, 8-11 September 2008). In: Grimaud, G.; Standaert, F.-X.;, Smart Card Research and Advanced Applications. 8th IFIP WG 8.8/11.2 International Conference, CARDIS 2008, Springer-verlag2008, p. 206-217
Permanent URL http://hdl.handle.net/2078.1/67648
  1. Akers, Binary Decision Diagrams, 10.1109/tc.1978.1675141
  2. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, 10.1109/tc.1986.1676819
  3. Canright D., A Very Compact S-Box for AES, Cryptographic Hardware and Embedded Systems – CHES 2005 (2005) ISBN:9783540284741 p.441-455, 10.1007/11545262_32
  4. Chen Zhimin, Zhou Yujie, Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage, Lecture Notes in Computer Science (2006) ISBN:9783540465591 p.242-254, 10.1007/11894063_20
  5. Homma Naofumi, Nagashima Sei, Imai Yuichi, Aoki Takafumi, Satoh Akashi, High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching, Lecture Notes in Computer Science (2006) ISBN:9783540465591 p.187-200, 10.1007/11894063_15
  6. Gierlichs Benedikt, DPA-Resistance Without Routing Constraints?, Cryptographic Hardware and Embedded Systems - CHES 2007 ISBN:9783540747345 p.107-120, 10.1007/978-3-540-74735-2_8
  7. Guilley Sylvain, Hoogvorst Philippe, Mathieu Yves, Pacalet Renaud, The “Backend Duplication” Method, Cryptographic Hardware and Embedded Systems – CHES 2005 (2005) ISBN:9783540284741 p.383-397, 10.1007/11545262_28
  8. Kocher Paul, Jaffe Joshua, Jun Benjamin, Differential Power Analysis, Advances in Cryptology — CRYPTO’ 99 (1999) ISBN:9783540663478 p.388-397, 10.1007/3-540-48405-1_25
  9. Mangard Stefan, Popp Thomas, Gammel Berndt M., Side-Channel Leakage of Masked CMOS Gates, Lecture Notes in Computer Science (2005) ISBN:9783540243991 p.351-365, 10.1007/978-3-540-30574-3_24
  10. National Institute of Standard and Technology (NIST), Advanced Encryption Standard (AES). FIPS Publication 197 (2001)
  11. Popp Thomas, Mangard Stefan, Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints, Cryptographic Hardware and Embedded Systems – CHES 2005 (2005) ISBN:9783540284741 p.172-186, 10.1007/11545262_13
  12. Satoh Akashi, Morioka Sumio, Takano Kohji, Munetoh Seiji, A Compact Rijndael Hardware Architecture with S-Box Optimization, Advances in Cryptology — ASIACRYPT 2001 (2001) ISBN:9783540429876 p.239-254, 10.1007/3-540-45682-1_15
  13. Schaumont Patrick, Tiri Kris, Masking and Dual-Rail Logic Don’t Add Up, Cryptographic Hardware and Embedded Systems - CHES 2007 ISBN:9783540747345 p.95-106, 10.1007/978-3-540-74735-2_7
  14. Suzuki Daisuke, Saeki Minoru, Ichikawa Tetsuya, DPA Leakage Models for CMOS Logic Circuits, Cryptographic Hardware and Embedded Systems – CHES 2005 (2005) ISBN:9783540284741 p.366-382, 10.1007/11545262_27
  15. Suzuki Daisuke, Saeki Minoru, Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style, Lecture Notes in Computer Science (2006) ISBN:9783540465591 p.255-269, 10.1007/11894063_21
  16. SUZUKI D., SAEKI M., ICHIKAWA T., Random Switching Logic: A New Countermeasure against DPA and Second-Order DPA at the Logic Level, 10.1093/ietfec/e90-a.1.160
  17. Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: ESSCIRC 2002, pp. 403–406 (2002)
  18. Tiri K., Verbauwhede I., A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, 10.1109/date.2004.1268856
  19. Tiri Kris, Verbauwhede Ingrid, Place and Route for Secure Standard Cell Design, IFIP International Federation for Information Processing (2004) ISBN:9781402081460 p.143-158, 10.1007/1-4020-8147-2_10
  20. Trichina, E.: Combinational Logic Design for AES SubByte Transformation on Masked Data. IACR Cryptology ePrint Archive 2003 /236 (2003), http://eprint.iacr.org/2003/236
  21. Wolkerstorfer Johannes, Oswald Elisabeth, Lamberger Mario, An ASIC Implementation of the AES SBoxes, Topics in Cryptology — CT-RSA 2002 ISBN:9783540432241 p.67-78, 10.1007/3-540-45760-7_6
  22. Yang Congguang, Ciesielski Maciej, Singhal Vigyan, BDS : a BDD-based logic optimization system, 10.1145/337292.337323