User menu

Accès à distance ? S'identifier sur le proxy UCLouvain

Updates on the security of FPGAs against power analysis attacks

Primary tabs

download
  • Open access
  • PDF
  • 1.20 M
Standaert, François-Xavier [UCL] Quisquater, Jean-Jacques [UCL] Macé, François [UCL] Peeters, Emmanuel [UCL]

This paper reports on the security of cryptographic algorithms implemented on FPGAs against power analysis attacks. We first present some improved experiments against these reconfigurable devices, due to an improved measurement process. Although it is usually believed that FPGAs are noisy targets for such attacks, it is shown that simple power consumption models can nearly perfectly correlate with actual measurements. Then, we evaluate how these correlation values depend on the resources used in the FPGAs. Finally, we investigate the possibility to counteract these attacks by using random pre-charges in the devices and determine how this technique allows a designer to increase the security of an implementation. These results confirm that side-channel attacks present a serious threat for most microelectronic devices, including FPGAs. To conclude, we discuss the security vs. efficiency tradeoffs.

Document type Communication à un colloque (Conference Paper) – Présentation orale avec comité de sélection
Access type Accès libre
Publication date 2006
Language Anglais
Conference "2nd International Workshop on Reconfigurable Computing", Delft Univ Technol, Delft (Netherlands) (Mar 01-03, 2006)
Journal information "Lecture Notes in Computer Science" - Vol. 3985, p. 335-346 (2006)
Peer reviewed yes
issn 0302-9743
e-issn 1611-3349
Publisher Springer-verlag Berlin (Berlin)
Affiliations UCL - FSA/ELEC - Département d'électricité
UCL - AGRO/CABI - Département de chimie appliquée et des bio-industries
Links
  1. Barreto, P., Rijmen, V.: The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from: http://www.cosic.esat.kuleuven.ac.be/nessie/
  2. Brier Eric, Clavier Christophe, Olivier Francis, Correlation Power Analysis with a Leakage Model, Lecture Notes in Computer Science (2004) ISBN:9783540226666 p.16-29, 10.1007/978-3-540-28632-5_2
  3. Buysschaert, P., De Mulder, E., Örs, S.B., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In: The proceedings of EUROCON 2005 - The International Conference on Computer as a Tool, 4 pages. IEEE, Los Alamitos (2005)
  4. Chari Suresh, Rao Josyula R., Rohatgi Pankaj, Template Attacks, Cryptographic Hardware and Embedded Systems - CHES 2002 (2003) ISBN:9783540004097 p.13-28, 10.1007/3-540-36400-5_3
  5. Fischer Viktor, Drutarovský Miloš, True Random Number Generator Embedded in Reconfigurable Hardware, Cryptographic Hardware and Embedded Systems - CHES 2002 (2003) ISBN:9783540004097 p.415-430, 10.1007/3-540-36400-5_30
  6. Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 398–412. Springer, Heidelberg (1999)
  7. National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (January 1977)
  8. National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (November 2001)
  9. Malkin, T.G., Standaert, F.-X., Yung, M.: A Comparative Cost/Security Analysis of Fault Attack Countermeasures. In: The proceedings of FDTC 2005, Edinburgh, Scotland (September 2005)
  10. Ors, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA – First Experimental Results. In: Cagnoni, S., Gottlieb, J., Hart, E., Middendorf, M., Raidl, G.R. (eds.) EvoIASP 2002, EvoWorkshops 2002, EvoSTIM 2002, EvoCOP 2002, and EvoPlan 2002. LNCS, vol. 2279, pp. 35–50. Springer, Heidelberg (2002)
  11. Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Power and Electromagnetic Analysis: Improved Model, Consequences and Comparisons. Integration, the VLSI Journal (to appear) (Spring 2006)
  12. Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall International, Englewood Cliffs (1996)
  13. Shang Li, Kaviani Alireza S., Bathala Kusuma, Dynamic power consumption in Virtex™-II FPGA family, 10.1145/503048.503072
  14. Standaert François-Xavier, Örs Sıddıka Berna, Preneel Bart, Power Analysis of an FPGA, Lecture Notes in Computer Science (2004) ISBN:9783540226666 p.30-44, 10.1007/978-3-540-28632-5_3
  15. Standart, F.-X., Peeters, E., Rouvroy, G., Quisquater, J.-J.: Power Analysis Attacks and Countermeasures of Field Programmable Gate Arrays: Recent Results. In: The Proceedings of the IEEE, special issue on Cryptographic Hardware and Embedded Systems (to appear) (Spring 2006)
  16. Tiri, K., Verbauwhede, I.: Synthesis of Secure FPGA Implementations, In: The proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp. 224-231 (June 2004)
Bibliographic reference Standaert, François-Xavier ; Quisquater, Jean-Jacques ; Macé, François ; Peeters, Emmanuel. Updates on the security of FPGAs against power analysis attacks.2nd International Workshop on Reconfigurable Computing (Delft Univ Technol, Delft (Netherlands), Mar 01-03, 2006). In: Lecture Notes in Computer Science, Vol. 3985, p. 335-346 (2006)
Permanent URL http://hdl.handle.net/2078.1/59956