User menu

RF modeling of 40-nm triple-gate SOI FinFET

Bibliographic reference Martinez-Lopez, A.G. ; Cerdeira, Antonio ; Tinoco, Julio C. ; Alvarado, J. ; Padron, W.Y. ; et. al. RF modeling of 40-nm triple-gate SOI FinFET. In: International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol. 28, p. 465-478 (January 2015)
Permanent URL
  1. Crupi Giovanni, Schreurs Dominique M.M.-P., Raskin Jean-Pierre, Caddemi Alina, A comprehensive review on microwave FinFET modeling for progressing beyond the state of art, 10.1016/j.sse.2012.10.015
  2. Lee S Jagannathan B Narasimha S Chou A Zamdmer N Johnson J Williams R Wagner L Kim J Plouchart JO Pekarik J Springer S Freeman G Record RF performance of 45-nm SOI CMOS Technology IEEE International Electron Device Meeting 2007 255 258 10.1109/IEDM.2007.4418916
  3. Lee S Johnson J Greene B Chou A Zhao K Chowdhury M Sim J Kumar A Kim D Sutton A Ku S Liang Y Wang Y Slisher D Duncan K Hyde P Thoma R Deng J Deng Y Rupani R Williams R Wagner L Wermer C Li H Johnson B Daley D Plouchart JO Narasimha S Putnam C Maciejewski E Henson W Springer S Advanced modeling and optimization of high performance 32 nm HKMG SOI CMOS for RF/analogue SoC application IEEE Symposium on VLSI Technology 2012 135 136 10.1109/VLSIT.2012.6242498
  4. Li H Jagannathan B Wang J Su TC Sweeney S Pekarik JJ Shi Y Greenberg D Jin Z Groves R Wagner L Csutak S Technology scaling and device design for 350 GHz RF performance in a 45nm bulk CMOS process IEEE Symposium on VLSI Technology 2007 56 57 10.1109/VLSIT.2007.4339725
  5. Raskin, J Telecommun Inf Technol, 4, 3 (2009)
  6. Subramanian V Mercha A Parvias B Dehan M Groeseneken G Sansen W Decoutere S Identifying the bottlenecks to the RF performance of FinFETs IEEE International Conference on VLSI Design 2010 111 116 10.1109/VLSI.Design.2010.19
  7. Kranti A Raskin JP Armstrong GA Optimizing FinFET geometry and parasitics for RF applications IEEE International SOI Conf 2008 123 124 10.1109/SOI.2008.4656325
  8. Manoj C.R., Sachid A.B., Feng Yuan, Chang-Yun Chang, Rao V.R., Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs, 10.1109/led.2009.2035934
  9. Sohn CW Kang CY Baek RH Choi DY Sagong HC Jeong EY Lee JS Kirsch P Jammy R Lee JS Jeong YH Comparative study of geometry-dependent capacitances of planar FETs and double-gate FinFETs: optimization and process variation IEEE International Symposium on VLSI Technology Systems and Applications 2012 1 2 10.1109/VLSI-TSA.2012.6210129
  10. Tinoco Julio C., Salas Rodriguez Silvestre, Martinez-Lopez Andrea G., Alvarado Joaquín, Raskin Jean-Pierre, Impact of Extrinsic Capacitances on FinFET RF Performance, 10.1109/tmtt.2012.2231697
  11. Raskin, Int J Numer Model (2013)
  12. Lederer D., Kilchytska V., Rudenko T., Collaert N., Flandre D., Dixit A., De Meyer K., Raskin J.-P., FinFET analogue characterization from DC to 110GHz, 10.1016/j.sse.2005.07.011
  13. Ortiz-Conde Adelmo, Garcia-Sanchez Francisco J., Muci Juan, Malobabic Slavica, Liou Juin J., A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs, 10.1109/ted.2006.887046
  14. Fasarakis N Tsormpatzoglou A Tassis DH Pappas I Papathanasiou K Dimitriadis CA Analytical compact modeling of nanoscale triple-gate FinFETs IEEE Mediterranean Electrotechnical Conference 2012 72 75 10.1109/MELCON.2012.6196383
  15. Fasarakis Nikolaos, Tsormpatzoglou Andreas, Tassis Dimitrios H., Pappas Ilias, Papathanasiou Konstantinos, Bucher Matthias, Ghibaudo Gérard, Dimitriadis Charalabos A., Compact Capacitance Model of Undoped or Lightly Doped Ultra-Scaled Triple-Gate FinFETs, 10.1109/ted.2012.2223471
  16. Moldovan Oana, Cerdeira Antonio, Jiménez David, Raskin Jean-Pierre, Kilchytska Valeria, Flandre Denis, Collaert Nadine, Iñiguez Benjamin, Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications, 10.1016/j.sse.2007.02.039
  17. In Man Kang, Hyungcheol Shin, Non-quasi-static small-signal modeling and analytical parameter extraction of SOI FinFETs, 10.1109/tnano.2006.869946
  18. Wen Wu, Chan M., Gate resistance modeling of multifin MOS devices, 10.1109/led.2005.861599
  19. Smitt GDJ Scholten AJ Serra N Pijper RMT van Langevelde R Mercha A Gildenblat G Klaassen DBM PSP-based compact FinFET model describing dc and RF measurements IEEE International Electron Device Meeting 2006 1 4 10.1109/IEDM.2006.346990
  20. Iñiguez B Lazaro A Moldovan O Compact RF modeling of multiple-gate MOSFETs IEEE European Microwave Integrated Circuits Conference 2006 213 216 10.1109/EMICC.2006.282790
  21. Chevillon N Tang M Prégaldiny F Lallement C Madec M FinFET compact modeling and parameter extraction IEEE International Conference Mixed Design of Integrated Circuits and Systems 2009 55 60
  22. Deschrijver D., Avolio G., Schreurs D., Dhaene T., Crupi G., Knockaert L., Microwave small-signal modelling of FinFETs using multi-parameter rational fitting method, 10.1049/el.2011.2394
  23. Crupi G., Schreurs D., Parvais B., Caddemi A., Mercha A., Decoutere S., Scalable and multibias high frequency modeling of multi-fin FETs, 10.1016/j.sse.2006.09.006
  24. Marinković Zlatica, Crupi Giovanni, Schreurs Dominique M. M.-P., Caddemi Alina, Marković Vera, Multibias neural modeling of fin field-effect transistor admittance parameters, 10.1002/mop.27020
  25. Alam M. S., Kranti A., Armstrong G. A., An efficient neural network approach for nanoscale FinFET modelling and circuit simulation, 10.1002/jnm.715
  26. Cerdeira A., Moldovan O., Iñiguez B., Estrada M., Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs, 10.1016/j.sse.2007.10.046
  27. Cerdeira Antonio, Iñiguez Benjamín, Estrada Magali, Compact model for short channel symmetric doped double-gate MOSFETs, 10.1016/j.sse.2008.03.009
  28. Alvarado, Int J Numer Model, 23, 88 (2010)
  29. Alvarado, IEEE International Conference Mixed Design of Integrated Circuits and Systems, 45 (2009)
  30. Cerdeira A Tinoco JC Estrada M Raskin JP RF compact small-signal model for SOI DG-MOSFETS IEEE International Conference on Microelectronics 2010 391 394 10.1109/MIEL.2010.5490458
  31. Alvarado J Tinoco JC Kilchytska V Flandre D Raskin JP Cerdeira A Contreras E Compact small-signal model for RF FinFETs IEEE International Caribbean Conference on Devices Circuts and Systems 2012 1 4 10.1109/ICCDCS.2012.6188936
  32. Dixit A., Kottantharayil A., Collaert N., Goodwin M., Jurczak M., DeMeyer K., DeMeyer K., Analysis of the Parasitic S/D Resistance in Multiple-Gate FETs, 10.1109/ted.2005.848098
  33. Scholten AJ Smit GDJ Pijper RMT Tiemeijer LF Mercha A Klaassen DBM FinFET compact modelling for analogue and RF applications IEEE International Electron Device Meeting 2010 190 193 10.1109/IEDM.2010.5703322
  34. Rodriguez Silvestre Salas, Tinoco Julio C., Martinez-Lopez Andrea G., Alvarado Joaquin, Raskin Jean-Pierre, Parasitic Gate Capacitance Model for Triple-Gate FinFETs, 10.1109/ted.2013.2282629
  35. Chou S.Y., Antoniadis D.A., Relationship between measured and intrinsic transconductances of FET's, 10.1109/t-ed.1987.22942
  36. Jurczak M Collaert N Veloso A Hoffmann T Biesemans S Review of FINFET technology IEEE International SOI Conference 2009 1 4 10.1109/SOI.2009.5318794
  37. Bracale A., Ferlet-Cavrois V., Fel N., Pasquet D., Gautier J. L., Pelloie J. L., du Port de Poncharra J., 10.1023/a:1008332732738
  38. Tinoco, Int J Numer Model, 23, 107 (2010)
  39. Tinoco J.C., Martinez-Lopez A.G., Raskin J.-P., Mobility degradation and transistor asymmetry impact on field effect transistor access resistances extraction, 10.1016/j.sse.2010.10.020
  40. Raskin J.-P., Gillon R., Jian Chen, Vanhoenacker-Janvier D., Colinge J.-P., Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling, 10.1109/16.669514