User menu

Substrate Technologies for Silicon-Integrated RF and mm-Wave Passive Devices

Bibliographic reference Nassiopoulou, Androula ; Sarafis, Panagiotis ; Raskin, Jean-Pierre ; Issa, Hanza ; Ferrari, Philippe. Substrate Technologies for Silicon-Integrated RF and mm-Wave Passive Devices. In: Francis Balestra, Beyond-CMOS Nanodevices 1, John Wiley & Sons, Ltd  : Hoboken, NJ, USA 2014, p. 373-411
Permanent URL
  1. Badaroglu M., Donnay S., De Man H.J., Zinzius Y.A., Gielen G.G.E., Sansen W., Fonden T., Signell S., Modeling and experimental verification of substrate noise generation in a 220-kgates wlan system-on-chip with multiple supplies, 10.1109/jssc.2003.813254
  2. Belot Didier, Millimeter-wave design in silicon technologies, 10.1109/smic.2010.5422989
  3. Benaissa K., Jau-Yuann Yang, Crenshaw D., Williams B., Sridhar S., Johnny Ai, Boselli G., Song Zhao, Shaoping Tang, Ashburn S., Madhani P., Blythe T., Mahalingam N., Shichijo H., RF CMOS on high-resistivity substrates for system-on-chip applications, 10.1109/ted.2003.810470
  4. Ben Ali K., Roda Neve C., Gharsallah A., Raskin J.-P, Ultrawide Frequency Range Crosstalk Into Standard and Trap-Rich High Resistivity Silicon Substrates, 10.1109/ted.2011.2170074
  5. Bol, IEEE International SOI Conference, 133 (2007)
  6. Buss D., Evans B.L., Bellay J., Krenik W., Haroun B., Leipold D., Maggio K., Jau-Yuann Yang, Moise T., SOC CMOS technology for personal internet products, 10.1109/ted.2003.810481
  7. Calmon, Microelectronics Journal, 37, 1119 (January 2006)
  8. Calmon Francis, Andrei Cristian, Valorge Olivier, Nuñez Perez Jose-Cruz, Verdier Jacques, Gontrand Christian, Impact of low-frequency substrate disturbances on a 4.5GHz VCO, 10.1016/j.mejo.2006.04.003
  9. Carchon G.J., DeRaedt W., Beyne E., Wafer-Level Packaging Technology for High-<tex>$Q$</tex>On-Chip Inductors and Transmission Lines, 10.1109/tmtt.2004.825656
  10. Cathelin Andreia, Martineau B., Seller N., Douyere S., Gorisse J., Pruvost S., Raynaud Ch., Gianesello F., Montusclat S., Voinigescu S.P., Niknejad A.M., Belot D., Schoellkopf J.P., Design for millimeter-wave applications in silicon technologies, 10.1109/esscirc.2007.4430343
  11. Cheung, 2003 IEEE International Solid-State Circuits Conference, 2003, 1, 396 (2003)
  12. Cheung T.S.D., Long J.R., Shielded Passive Devices for Silicon-Based Monolithic Microwave and Millimeter-Wave Integrated Circuits, 10.1109/jssc.2006.872737
  13. Cheema H. M., Shamim A., The last barrier: on-chip antennas, 10.1109/mmm.2012.2226542
  14. Chen H.H., Ling D.D., Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design, 10.1109/dac.1997.597223
  15. Nguyen Clark, MEMS technology for timing and frequency control, 10.1109/tuffc.2007.240
  16. Contopanagos H., Nassiopoulou A. G., Integrated inductors on porous silicon, 10.1002/pssa.200674384
  17. Contopanagos H., Zacharatos F., Nassiopoulou A.G., RF characterization and isolation properties of mesoporous Si by on-chip coplanar waveguide measurements, 10.1016/j.sse.2008.06.044
  18. Contopanagos, Solid State Electronics, 205, 2548 (2008)
  19. Doan, IEEE Radio Frequency Integrated Circuits, 225 (June 2004)
  20. Fanaei, IEEE EDSSC 2007, 469 (2007)
  21. Ferrari P., Flechet B., Angenieux G., Time domain characterization of lossy arbitrary characteristic impedance transmission lines, 10.1109/75.294284
  22. Franc, Slow-wave high performance shielded CPW transmission lines : A lossy model (September 2009)
  23. Franc Anne-Laure, Pistono Emmanuel, Corrao Nicolas, Gloria Daniel, Ferrari Philippe, Compact high-Q, low-loss mmW transmission lines and power splitters in RF CMOS technology, 10.1109/mwsym.2011.5972820
  24. Franc Anne-Laure, Pistono Emmanuel, Meunier Gérard, Gloria Daniel, Ferrari Philippe, A Lossy Circuit Model Based on Physical Interpretation for Integrated Shielded Slow-Wave CMOS Coplanar Waveguide Structures, 10.1109/tmtt.2012.2231430
  25. Gamble H.S., Armstrong B.M., Mitchell S.J.N., Wu Y., Fusco V.F., Stewart J.A.C., Low-loss CPW lines on surface stabilized high-resistivity silicon, 10.1109/75.798027
  26. Gautier G., Leduc P., Semai J., Ventura L., Thick microporous silicon isolation layers for integrated RF inductors, 10.1002/pssc.200780143
  27. Gianesello, IEEE SOI International Conference Proceedings, 52 (October 2005)
  28. Gianesello, IEEE SiRF 2006, 2006, 248
  29. Gianesello, ESA workshop (February 2006)
  30. Gianesello F., Gloria D., Montusclat S., Raynaud C., Boret S., Clement C., Dambrine G., Lepilliet S., Saguin F., Scheer P., Benech Ph., Fournier J.M., 65 nm RFCMOS technologies with bulk and HR SOI substrate for millimeter wave passives and circuits characterized up to 220 GHZ, 10.1109/mwsym.2006.249810
  31. Gianesello F., Montusclat S., Martineau B., Gloria D., Raynaud C., Boret S., Dambrine G., Lepilliet S., Pilard R., 65 nm HR SOI CMOS Technology: emergence of Millimeter-Wave SoC, 10.1109/rfic.2007.380945
  32. Gianesellol, 65 nm HR SOI CMOS technology: emergence of millimeter-wave SoC (June 2007)
  33. Heinrich W., Quasi-TEM description of MMIC coplanar lines including conductor-loss effects, 10.1109/22.210228
  34. Heinrich W., Gerdes J., Schmuckle F.J., Rheinfelder C., Strohm K., Coplanar passive elements on Si substrate for frequencies up to 110 GHz, 10.1109/22.668686
  35. Ansoft, HFSS HFSS v.12.
  36. Hsin-Chia, IEEE MTT-S International Microwave Symposium Digest, 3, 1801 (2004)
  37. Issa Hamza, Ferrari Philippe, Hourdakis Emmanouel, Nassiopoulou Androula G., On-Chip High-Performance Millimeter-Wave Transmission Lines on Locally Grown Porous Silicon Areas, 10.1109/ted.2011.2165719
  38. ITRS Roadmap Front end processes 2005
  39. Jenkins, Proc. 6th Topical Meeting Silicon Monolithic Integr. Circuits RFSyst, 54 (January 2006)
  40. Kaddour D., Issa H., Abdelaziz M., Podevin F., Pistono E., Duchamp J.-M., Ferrari P., Design guidelines for low-loss slow-wave coplanar transmission lines in RF-CMOS technology, 10.1002/mop.23865
  41. Kaltsas G., Nassiopoulou A.G., Frontside bulk silicon micromachining using porous-silicon technology, 10.1016/s0924-4247(97)01669-5
  42. Kim Han-Su, Chong Kyuchul, Xie Ya-Hong, The promising role of porous Si in mixed-signal integrated circuit technology, 10.1002/pssa.200306514
  43. Kuhn, A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications, 224 (June 2004)
  44. Lederer, High resistivity SOI substrates: how high should we go?, 50 (2003)
  45. Lederer D., Raskin Jean-Pierre, Effective resistivity of fully-processed SOI substrates, 10.1016/j.sse.2004.12.003
  46. Lederer D., Raskin J.-P., New substrate passivation method dedicated to HR SOI wafer fabrication with increased substrate resistivity, 10.1109/led.2005.857730
  47. Lederer, Bias effects on RF passive structures in HR Si substrates, 8 (January 2006)
  48. Lederer Dimitri, Raskin Jean-Pierre, RF Performance of a Commercial SOI Technology Transferred Onto a Passivated HR Silicon Substrate, 10.1109/ted.2008.923564
  49. Mangan A.M., Voinigescu S.P., Ming-Ta Yang, Tazlauanu M., De-embedding transmission line measurements for accurate modeling of IC designs, 10.1109/ted.2005.861726
  50. Mckay, IEEE Intl. SOI Conf, 125 (October 2007)
  51. Montusclat, The European conference on Wireless Technology (September 2005)
  52. Montusclat S., Gianesello F., Gloria D., Silicon full integrated LNA, Filter and Antenna system beyond 40 GHz for MMW wireless communication links in advanced CMOS technologies, 10.1109/rfic.2006.1651095
  53. Morandini, Evaluation of sub-32 nm CMOS technology for millimeter wave applications (September 2010)
  54. Nassiopoulou A. G., Hourdakis E., Sarafis P., Ferrari P., Issa H., Raskin J-P, Roda Neve C., Ben Ali K., Porous Si as a substrate material for RF passive integration, 10.1109/ulis.2013.6523498
  55. Quemerais Thomas, Moquillon Laurence, Fournier Jean-Michel, Benech Philippe, 65-, 45-, and 32-nm Aluminium and Copper Transmission-Line Model at Millimeter-Wave Frequencies, 10.1109/tmtt.2010.2058277
  56. Ramani S., Cheville Alan, Escorcia Garcia J., Agarwal V., Conductivity of free-standing porous silicon layers using Terahertz differential time-domain spectroscopy, 10.1002/pssc.200674393
  57. Raskin J.-P., Viviani A., Flandre D., Colinge J.-P., Substrate crosstalk reduction using SOI technology, 10.1109/16.644646
  58. Reyes A.C., El-Ghazaly S.M., Dorn S.J., Dydyk M., Schroder D.K., Patterson H., Coplanar waveguides and microwave inductors on silicon substrates, 10.1109/22.414534
  59. Rieh, IEEE Radio Frequency Integrated Circuits, 395 (June 2004)
  60. Roda Neve, Comparison of digital substrate noise in SOI and bulk Si CMOS technologies, 23 (May 2008)
  61. Roda Neve C., Raskin J-P, RF Harmonic Distortion of CPW Lines on HR-Si and Trap-Rich HR-Si Substrates, 10.1109/ted.2012.2183598
  62. Roda Neve, Microelectronic Engineering, 4 (2013)
  63. Sarafis, Study of the effect of porosity on CPW power loss (2011)
  64. Sarafis Panagiotis, Hourdakis Emmanouel, Nassiopoulou Androula G., Dielectric Permittivity of Porous Si for Use as Substrate Material in Si-Integrated RF Devices, 10.1109/ted.2013.2247042
  65. Sarafis, Porous Si dielectric parameter extraction for use in RF passive device integration: measurements and simulations, 99 (September 2013)
  66. Sarafis P., Hourdakis E., Nassiopoulou A.G., Roda Neve C., Ben Ali K., Raskin J.-P., Advanced Si-based substrates for RF passive integration: Comparison between local porous Si layer technology and trap-rich high resistivity Si, 10.1016/j.sse.2013.04.026
  67. Sarafis, Proceedings of the International Conference on Porous Semiconductors Science and Technology (PSST2014), 120 (March 2013)
  68. Sarafis, On-chip integrated millimeter-wave antennas on a local porous Si substrate, 12 (August 2013)
  69. Schollhorn C., Weiwei Zhao, Morschbach M., Kasper E., Attenuation mechanisms of aluminum millimeter-wave coplanar waveguides on silicon, 10.1109/ted.2003.810466
  70. Seki S., Hasegawa H., Cross-tie slow-wave coplanar waveguide on semi-insulating GaAs substrates, 10.1049/el:19810657
  71. Single-pole four-throw high-power switch, RF1450 Data sheet
  72. Tinella, Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 58 (January 2006)
  73. van Heijningen M., Compiet J., Wambacq P., Donnay S., Engels M.G.E., Bolsens I., Analysis and experimental verification of digital substrate noise generation for epi-type substrates, 10.1109/4.848209
  74. van Heijningen, High-Level simulation of substrate noise generation including power supply noise coupling, 446 (2000)
  75. van Heijningen M., Badaroglu M., Donnay S., Gielen G.G.E., De Man H.J., Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification, 10.1109/jssc.2002.800927
  76. Vecchi Federico, Repossi Matteo, Eyssa Wissam, Arcioni Paolo, Svelto Francesco, Design of Low-Loss Transmission Lines in Scaled CMOS by Accurate Electromagnetic Simulations, 10.1109/jssc.2009.2023277
  77. Wong, IEEE Electron Device Lett., 25, 176 (April 2004)
  78. Yunhong Wu, Gamble S., Armstrong B.M., Fusco V.F., Stewart J.A.C., SiO/sub 2/ interface layer effects on microwave loss of high-resistivity CPW line, 10.1109/75.752108
  79. Zacharatos Filimon, Contopanagos Harry F., Nassiopoulou Androula G., Optimized Porous Si Microplate Technology for On-Chip Local RF Isolation, 10.1109/ted.2009.2030952