User menu

Gate leakage currents model for FinFETs implemented in Verilog-A for electronic circuits design

Bibliographic reference Garduno, Salvador I. ; Alvarado Pulido, José Joaquin ; Cerdeira, Antonio ; Estrada, Magali ; Kilchytska, Valeriya ; et. al. Gate leakage currents model for FinFETs implemented in Verilog-A for electronic circuits design. In: International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, p. 15 (2014)
Permanent URL
  1. International Technology Roadmap Semiconductors (ITRS) Process integration, devices and structures 2011
  2. Crupi Giovanni, Schreurs Dominique M.M.-P., Raskin Jean-Pierre, Caddemi Alina, A comprehensive review on microwave FinFET modeling for progressing beyond the state of art, 10.1016/j.sse.2012.10.015
  3. Colinge Jean-Pierre, The SOI MOSFET: from Single Gate to Multigate, FinFETs and Other Multi-Gate Transistors ISBN:9780387717517 p.1-48, 10.1007/978-0-387-71752-4_1
  4. Engström, Will the Insulated Gate Transistor Concept Survive Next Decade? Future Trends in Microelectronics: Up the Nano Creek, 192 (2007)
  5. Iwai Hiroshi, Ohmi Shun'ichiro, Silicon integrated circuit technology from past to future, 10.1016/s0026-2714(02)00032-x
  6. Kauerauf Thomas, Govoreanu Bogdan, Degraeve Robin, Groeseneken Guido, Maes Herman, Scaling CMOS: Finding the gate stack with the lowest leakage current, 10.1016/j.sse.2005.01.018
  7. Cheng B., Cao M., Rao R., Inani A., Vande Voorde P., Greene W.M., Stork J.M.C., Zhiping Yu, Zeitzoff P.M., Woo J.C.S., The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs, 10.1109/16.772508
  8. Wen-Chin Lee, Tsu-Jae King, Chenming Hu, Evidence of hole direct tunneling through ultrathin gate oxide using P/sup +/ poly-SiGe gate, 10.1109/55.767094
  9. Hoffmann, GIDL (Gate-induced Drain Leakage) and Parasitic Schottky Barrier Leakage Elimination in Aggressively Scaled HfO2/TiN FinFET Devices, 725 (2005)
  10. Tsormpatzoglou A., Dimitriadis C.A., Mouis M., Ghibaudo G., Collaert N., Experimental characterization of the subthreshold leakage current in triple-gate FinFETs, 10.1016/j.sse.2009.01.008
  11. Choi Yang-Kyu, Ha Daewon, King Tsu-Jae, Bokor Jeffrey, Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs, 10.1143/jjap.42.2073
  12. Guillorn M Chang J Bryant A Fuller N Dokumaci O Wang X Newbury J Babich K Ott J Haran B Yu R Lavoie C Klaus D Zhang Y Sikorski E Graham W To B Lofaro M Tornello J Koli D Yang B Pyzyna A Neumeyer D Khater M Yagishita A Kawasaki H Haensch W FinFET performance advantage at 22 nm: an AC perspective 2008 12 13
  13. Alvarado J Tinoco JC Salas S Martinez-Lopez AG Soto-Cruz BS Cerdeira A Raskin J-P SOI FinFET compact model for RF circuits simulation 2013 87 89
  14. Rodriguez Silvestre Salas, Tinoco Julio C., Martinez-Lopez Andrea G., Alvarado Joaquin, Raskin Jean-Pierre, Parasitic Gate Capacitance Model for Triple-Gate FinFETs, 10.1109/ted.2013.2282629
  15. Cerdeira A., Garduño I., Tinoco J., Ritzenthaler R., Franco J., Togo M., Chiarella T., Claeys C., Charge based DC compact modeling of bulk FinFET transistor, 10.1016/j.sse.2013.04.028
  16. Amelifard B Fallah F Pedram M Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using dual-V t and dual-T ox assignment 2006 1 6
  17. Cerdeira A., Moldovan O., Iñiguez B., Estrada M., Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs, 10.1016/j.sse.2007.10.046
  18. Cerdeira Antonio, Iñiguez Benjamín, Estrada Magali, Compact model for short channel symmetric doped double-gate MOSFETs, 10.1016/j.sse.2008.03.009
  19. Alvarado Joaquín, Iñiguez Benjamin, Estrada Magali, Flandre Denis, Cerdeira Antonio, Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation, 10.1002/jnm.725
  20. Garduño S. I., Cerdeira A., Estrada M., Alvarado J., Kilchytska V., Flandre D., Improved modeling of gate leakage currents for fin–shaped field–effect transistors, 10.1063/1.4795403
  21. Moldovan Oana, Cerdeira Antonio, Jiménez David, Raskin Jean-Pierre, Kilchytska Valeria, Flandre Denis, Collaert Nadine, Iñiguez Benjamin, Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications, 10.1016/j.sse.2007.02.039
  22. Fleischer S., Lai P. T., Cheng Y. C., A new method for extracting the trap energy in insulators, 10.1063/1.352934
  23. Kilchytska V., Alvarado J., Collaert N., Rooyackers R., Put S., Simoen E., Claeys C., Flandre D., Gate-edge charges related effects and performance degradation in advanced multiple-gate MOSFETs, 10.1016/j.sse.2011.01.008
  24. Henson K Collaert N Demand M Goodwin M Brus S Rooyackers R van Ammel A Degroote B Ercken M Baerts C Anil KG Dixit A Beckx S Schram T Deweerd W Boullart W Schaekers M De Gendt S De Meyer K Yim Y Hooker JC Jurczak M Biesemans S NMOS and PMOS triple gate devices with mid-gap metal gate on oxynitride and Hf based gate dielectrics 2005 136 137
  25. Dixit A., Kottantharayil A., Collaert N., Goodwin M., Jurczak M., DeMeyer K., DeMeyer K., Analysis of the Parasitic S/D Resistance in Multiple-Gate FETs, 10.1109/ted.2005.848098