User menu

Wide Frequency Band Characterization

Bibliographic reference Kilchytska, Valeriya ; Flandre, Denis ; Raskin, Jean-Pierre. Wide Frequency Band Characterization. In: Nanoscale CMOS: Innovative Materials, Modeling and Characterization, Francis Balestra (eds), Wiley-ISTE  2010, p. 672 pages
Permanent URL
  1. Bracale A., Ferlet-Cavrois V., Fel N., Pasquet D., Gautier J. L., Pelloie J. L., du Port de Poncharra J., 10.1023/a:1008332732738
  2. Chern J.G.J., Chang P., Motta R.F., Godinho N., A new method to determine MOSFET channel length, 10.1109/edl.1980.25276
  3. Chung S.S.-S., Lee J.-S., A new approach to determine the drain-and-source series resistance of LDD MOSFET's, 10.1109/16.231580
  4. Collaert N., Dixit A., Goodwin M., Anil K.G., Rooyackers R., Degroote B., Leunissen L.H.A., Veloso A., Jonckheere R., DeMeyer K., Jurczak M., Biesemans S., A Functional 41-Stage Ring Oscillator Using Scaled FinFET Devices With 25-nm Gate Lengths and 10-nm Fin Widths Applicable for the 45-nm CMOS Node, 10.1109/led.2004.831585
  5. COLINGE J.-P. GAO M.-H. ROMANO A. MAES H. CLAEYS C. “Silicon-on-insulator ‘gate-all-around' MOS device” Proc. IEEE SOS/SOI Tech. Conf. 137 138 1990
  6. Connelly D., Faulkner C., Grupp D.E., Performance advantage of schottky source/drain in ultrathin-body silicon-on-insulator and dual-gate cmos, 10.1109/ted.2003.813229
  7. Cristoloveanu Sorin, Silicon on insulator technologies and devices: from present to future, 10.1016/s0038-1101(00)00271-9
  8. Cristoloveanu Sorin, Li Sheng S., Electrical Characterization of Silicon-on-Insulator Materials and Devices, ISBN:9780792395485, 10.1007/978-1-4615-2245-4
  9. Crupi G., Schreurs D., Parvais B., Caddemi A., Mercha A., Decoutere S., Scalable and multibias high frequency modeling of multi-fin FETs, 10.1016/j.sse.2006.09.006
  10. Dixit A., Kottantharayil A., Collaert N., Goodwin M., Jurczak M., DeMeyer K., DeMeyer K., Analysis of the Parasitic S/D Resistance in Multiple-Gate FETs, 10.1109/ted.2005.848098
  11. Emam Mostafa, Tinoco Julio C., Vanhoenacker-Janvier Danielle, Raskin Jean-Pierre, High-temperature DC and RF behaviors of partially-depleted SOI MOSFET transistors, 10.1016/j.sse.2008.06.058
  12. Ernst T., Tinella C., Raynaud C., Cristoloveanu S., Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture, 10.1016/s0038-1101(01)00111-3
  13. Frei J., Johns C., Vazquez A., Xiong W., Cleavelin C.R., Schulz T., Chaudhary N., Gebara G., Zaman J.R., Gostkowski M., Matthews K., Colinge J.-P., Body Effect in Tri- and Pi-Gate SOI MOSFETs, 10.1109/led.2004.839223
  14. Fritze M., Chen C.L., Calawa S., Yost D., Wheeler B., Wyatt P., Keast C.L., Snyder J., Larson J., High-Speed Schottky-Barrier pMOSFET With<tex>$f_T = 280 hbox GHz$</tex>, 10.1109/led.2004.826294
  15. Chenming Hu, Bokor J., Tsu-Jae King, Anderson E., Kuo C., Asano K., Takeuchi H., Kedzierski J., Wen-Chin Lee, Hisamoto D., FinFET-a self-aligned double-gate MOSFET scalable to 20 nm, 10.1109/16.887014
  16. Howes R., Redman-White W., A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFET's, 10.1109/4.148327
  17. Hu G.J., Chi Chang, Yu-Tai Chia, Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's, 10.1109/t-ed.1987.23337
  19. Wei Jin, Weidong Liu, Fung S.K.H., Chan P.C.H., Chenming Hu, SOI thermal impedance extraction methodology and its significance for circuit simulation, 10.1109/16.915707
  20. Jurczak M., Skotnicki T., Paoli M., Tormen B., Martins J., Regolini J.L., Dutartre D., Ribot P., Lenoble D., Pantel R., Monfray S., Silicon-on-Nothing (SON)-an innovative process for advanced CMOS, 10.1109/16.877181
  21. KEDZIERSKI J. et al. “High performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices” Proceedings of IEDM 437 440 2001
  22. Kilchytska V., Levacq D., Lederer D., Raskin J.-P., Flandre D., Substrate Effects on the Small-Signal Characteristics of SOI MOSFETs, 10.1109/essderc.2002.194982
  23. Kilchytska V., Levacq D., Lederer D., Raskin J.-P., Flandre D., Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs, 10.1109/led.2003.813373
  24. KILCHYTSKA V. COLLAERT N. ROOYACKERS R. LEDERER D. RASKIN J.-P. FLANDRE D. “Perspective of FinFETs for analog applications” 34th European Solid-State Device Research Conference - ESSDERC 2004 65 68 2004
  25. KILCHYTSKA V. RUDENKO T. COLLAERT N. ROOYACKERS R. JURCZAK M. RASKIN J.-P. FLANDRE D. “Mobility characterization in FinFETs using split C-V technique” Proceedings of the 6th European Workshop on Ultimate Integration of Silicon (ULIS) 117 120 2005
  26. Kilchytska V., Lederer D., Collaert N., Raskin J.-P., Flandre D., Accurate effective mobility extraction by split C-V technique in SOI MOSFETs: suppression of the influence of floating-body effects, 10.1109/led.2005.855408
  27. Kilchytska Valeria, Pailloncy Guillaume, Lederer Dimitri, Raskin Jean-Pierre, Collaert Nadine, Jurczak Malgorzata, Flandre Denis, Frequency Variation of the Small-Signal Output Conductance of Decananometer MOSFETs Due to Substrate Crosstalk, 10.1109/led.2007.895374
  28. Kilchytska Valeria, Levacq David, Lederer Dimitri, Pailloncy Guillaume, Raskin Jean-Pierre, Flandre Denis, Substrate Effect on the Output Conductance Frequency Response of SOI MOSFETs, Nanoscaled Semiconductor-on-Insulator Structures and Devices ISBN:9781402063787 p.221-238, 10.1007/978-1-4020-6380-0_16
  29. KILCHYTSKA V. PAILLONCY G. RASKIN J.-P. COLLAERT N. JURCZAK M. FLANDRE D. “Substrate-related output conductance frequency response of FD SOI MOSFETs: Influence of channel length and substrate temperature” Proceedings of the 7th European Workshop on Ultimate Integration of Silicon (ULIS) 71 74 2007
  30. Kilchytska V., Chung T.M., Olbrechts B., Vovk Ya., Raskin J.-P., Flandre D., Electrical characterization of true Silicon-On-Nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity, 10.1016/j.sse.2007.07.021
  31. Kilchytska V., Flandre D., Raskin J.-P., Silicon-on-Nothing MOSFETs: An efficient solution for parasitic substrate coupling suppression in SOI devices, 10.1016/j.apsusc.2008.02.171
  32. Koomen Jan, Investigation of the MOST channel conductance in weak inversion, 10.1016/0038-1101(73)90177-9
  33. Larrieu G., Dubois E., Schottky-Barrier Source/Drain MOSFETs on Ultrathin SOI Body With a Tungsten Metallic Midgap Gate, 10.1109/led.2004.838053
  34. Larson J.M., Snyder J.P., Overview and status of metal S/D Schottky-barrier MOSFET technology, 10.1109/ted.2006.871842
  35. Larrieu G. Dubois E. Valentin R. Breil N. Danneville F. Dambrine G. Raskin J.-P. Pesant J.-C. “Low temperature implementation of dopant-segregated band-edge metallic S/D junctions in thin-body SOI p-MOSFETs” IEEE International Electron Devices Meeting - IEDM'07 147 150 2007
  36. Lederer D., Flandre D., Raskin J.-P., AC Behavior of Gate-Induced Floating Body Effects in Ultrathin Oxide PD SOI MOSFETs, 10.1109/led.2003.822658
  37. Lederer D., Kilchytska V., Rudenko T., Collaert N., Flandre D., Dixit A., De Meyer K., Raskin J.-P., FinFET analogue characterization from DC to 110GHz, 10.1016/j.sse.2005.07.011
  38. Lime F, Guiducci C, Clerc R, Ghibaudo G, Leroux C, Ernst T, Characterization of effective mobility by split C(V) technique in N-MOSFETs with ultra-thin gate oxides, 10.1016/s0038-1101(03)00049-2
  39. LOVELACE, IEEE MTT-S, 865 (1994)
  40. Mercha A., Rafi J.M., Simoen E., Augendre E., Claeys C., "Linear kink effect" induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETs, 10.1109/ted.2003.814983
  41. MOLDOVAN O. LEDERER D. INIGUEZ B. RASKIN J.-P. “Finite element simulations of parasitic capacitances related to multiple-gate field-effect transistors architectures” The 8th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems - SiRF 2008 183 186 2008
  42. De La Moneda F.H., Kotecha H.N., Shatzkes M., Measurement of MOSFET constants, 10.1109/edl.1982.25456
  43. Dehan Morin, Raskin Jean-Pierre, Dynamic threshold voltage MOS in partially depleted SOI technology: a wide frequency band analysis, 10.1016/j.sse.2004.07.003
  44. Ortiz-Conde A., Wong W., Liou J.J., García Sánchez F.J., Simple method for extracting the difference between the drain and source series resistances in MOSFETs, 10.1049/el:19940681
  45. Jong-Tae Park, Colinge J.-P., Multiple-gate SOI MOSFETs: device design guidelines, 10.1109/ted.2002.805634
  46. Pearman Dominic J., Pailloncy Guillaume, Raskin Jean-Pierre, Larson John M., Snyder John P., Parker Evan H. C., Whall Terence E., Static and High-Frequency Behavior and Performance of Schottky-Barrier p-MOSFET Devices, 10.1109/ted.2007.904985
  47. POST, IEDM Tech. Dig. (2006)
  48. PRETET J. MATSUMOTO T. POIROUX T. CRISTOLOVEANU S. GWOZIECKI R. RAYNAUD C. POVEDA A. BRUT H. “New mechanism of body charging in partially depleted SOI-MOSFETs with ultra-thin gate oxides” Proceedings of the 32nd European Solid-State Device Research Conference (ESSDERC) 515 518 2002
  49. Rafí J.M., Simoen E., Mercha A., Collaert N., Hayama K., Campabadal F., Claeys C., Gate induced floating body effects in TiN/SiON and TiN/HfO2 gate stack triple gate SOI nFinFETs, 10.1016/j.sse.2007.07.012
  50. Raskin J.-P., Viviani A., Flandre D., Colinge J.-P., Substrate crosstalk reduction using SOI technology, 10.1109/16.644646
  51. Raskin J.-P., Gillon R., Jian Chen, Vanhoenacker-Janvier D., Colinge J.-P., Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling, 10.1109/16.669514
  52. Raskin J.-P., Tsung Ming Chung, Kilchytska V., Lederer D., Flandre D., Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization, 10.1109/ted.2006.871876
  53. Raskin J.-P., Pailloncy G., Lederer D., Danneville F., Dambrine G., Decoutere S., Mercha A., Parvais B., High-Frequency Noise Performance of 60-nm Gate-Length FinFETs, 10.1109/ted.2008.2003097
  54. Raskin J.-P., Pearman D.J., Pailloncy G., Larson J.M., Snyder J., Leadley D.L., Whall T.E., High-Frequency Performance of Schottky Source/Drain Silicon pMOS Devices, 10.1109/led.2008.918250
  55. Razavi B., Ran-Hong Yan, Lee K.F., Impact of distributed gate resistance on the performance of MOS devices, 10.1109/81.331530
  56. Romanjek K., Andrieu F., Ernst T., Ghibaudo G., Improved Split C–V Method for Effective Mobility Extraction in sub-0.1-<tex>$muhbox m$</tex>Si MOSFETs, 10.1109/led.2004.832786
  57. Garcı́a Sánchez F.J., Ortiz-Conde A., Liou J.J., On the extraction of the source and drain series resistances of MOSFETs, 10.1016/s0026-2714(99)00028-1
  58. 2005
  59. Suciu P.I., Johnston R.L., Experimental derivation of the source and drain resistance of MOS transistors, 10.1109/t-ed.1980.20116
  60. TENBROEK B. M. REDMAN-WHITE W. UREN M. J. LEE M. S. L. WARD M. C. L. “Identification of thermal and electrical time constants in SOI MOSFETs from small signal measurements” Proceedings of the 23rd European Solid-State Device Research Conference (ESSDERC) 189 192 1993
  61. Tenbroek B.M., Lee M.S.L., Redman-White W., Bunyan J.T., Uren M.J., Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques, 10.1109/16.544417
  62. TINOCO J. C. RASKIN J.-P. “Revised RF extraction methods for deep submicron MOSFETs”, Accepted for presentation at European Microwave Week-EuMW'08 2008
  63. TINOCO, International Journal of Numerical Modelling, 23, 107 (2009)
  64. Torres-Torres R., Murphy-Arteaga R.S., Decoutere S., MOSFET bias dependent series resistance extraction from RF measurements, 10.1049/el:20030936
  65. URBAN C. EMAM M. SANDOW C. ZHAO Q.-T. FOX A. Raskin J.-P. MANTL S. “High-frequency performance of Dopant-Segregated NiSi S/D SOI SB-MOSFETs” 39th European Solid-State Device Research Conference (ESSDERC'09 149 152 2009
  66. Valentin RaphaËl, Dubois Emmanuel, Raskin Jean-Pierre, Larrieu Guilhem, Dambrine Gilles, Lim Tao Chuan, Breil Nicolas, Danneville FranÇois, RF Small-Signal Analysis of Schottky-Barrier p-MOSFET, 10.1109/ted.2008.919382
  67. Valentin R., Dubois E., Larrieu G., Raskin J.-P., Dambrine G., Breil N., Danneville F., Optimization of RF Performance of Metallic Source/Drain SOI MOSFETs Using Dopant Segregation at the Schottky Interface, 10.1109/led.2009.2031254
  68. Wong Hei, Iwai Hiroshi, On the scaling issues and high-κ replacement of ultrathin gate dielectrics for nanoscale MOS transistors, 10.1016/j.mee.2006.01.271
  69. Dong-Soo Woo, Jong-Ho Lee, Woo Young Choi, Byung-Yong Choi, Young-Jin Choi, Jong Duk Lee, Byung-Gook Park, Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile, 10.1109/tnano.2002.807373
  70. Wu Wen, Chan Mansun, Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs, 10.1109/ted.2007.891252
  71. Xiong S., King T.-J., Bokor J., A Comparison Study of Symmetric Ultrathin-Body Double-Gate Devices With Metal Source/Drain and Doped Source/Drain, 10.1109/ted.2005.852893
  72. Zeitzoff P.M., Young C.D., Brown G.A., Yudong Kim, Correcting effective mobility measurements for the presence of significant gate leakage current, 10.1109/led.2003.812140