Contents lists available at ScienceDirect



Solid State Electronics





Impact of substrate resistivity on spiral inductors at mm-wave frequencies

Lucas Nyssens^{a,*}, Martin Rack^a, Christoph Schwan^b, Zhixing Zhao^b, Steffen Lehmann^b, Tom Hermann^b, Frederic Allibert^c, Cécile Aulnette^c, Dimitri Lederer^a, Jean-Pierre Raskin^a

coil of all BEOL thick metal layers.

^a Université catholique de Louvain, Louvain-la-Neuve, Belgium

^b GlobalFoundries, Dresden, Germany

^c Soitec, Bernin, France

ARTICLEINFO	ABSTRACT
The review of this paper was arranged by "P. Palestri"	The quality factor (Q) of two inductors for 5–60 GHz applications fabricated in an industrial back-end of line (22FDX® from GlobalFoundries) with thick Cu metal layers on top of several Si substrates of different bulk resistivities is analyzed in this paper. The low frequency RF inductor shows an improvement of up to 44% in Q with a high-resistivity substrate. However, no significant improvement is observed for the high-frequency MMW fabricated inductor. This is identified to be due to lower electric field concentration in the substrate due to the small geometry of this MMW inductor that is realized in the top metal Cu layer. Nevertheless, simulations show
Keywords:	
Spiral inductor mm-Wave FD-SOL CMOS	

1. Introduction

The ultra-thin buried oxide (UTBB) fully-depleted silicon-on-insulator (FD-SOI) technology exhibits outstanding digital, analog and RF performances for RF and millimeter-wave (mm-wave) applications [1]. Additionally to cutting-edge active devices, these technologies offer rich back-end of line with thick Cu metal layers enabling low-loss passives, including spiral inductors, which are widely used in RF/mm-wave circuits. Due to technological constraints, current UTBB FD-SOI technologies are fabricated on standard (std) Si substrates, which are known to entail RF losses and non-linearity effects [2]. Moving to a high-resistivity (HR) Si substrate improves losses and linearity, but only to some extent, due to parasitic surface conduction (PSC). The latter can be solved using a trap-rich substrate [3] or other interface passivation techniques [4–5].

In the case of spiral inductors, substrate losses reduction is observed on improved quality factor as demonstrated at sub-6 GHz frequencies [6], potentially improving circuit figures of merit such as gain and noise figure in low-noise amplifier [7].

This paper is organized as follow. First, two high frequency (5 to 60 GHz) spiral inductors fabricated on a standard resistivity and a HR substrate are described. Then, we show how the substrate stack for electromagnetic (EM) simulations is tuned to account for PSC in the HR wafer. After, the measured quality factor of the two spiral inductors on different substrates are presented and discussed. Finally, a way of

* Corresponding author. *E-mail address:* lucas.nyssens@uclouvain.be (L. Nyssens).

https://doi.org/10.1016/j.sse.2022.108377

Available online 10 May 2022 0038-1101/© 2022 Elsevier Ltd. All rights reserved. improving the quality factor of the higher frequency inductor on a quasilossless substrate is shown via EM simulations.

2. Device description

that a 30% improvement can be achieved with a low loss substrate when designing a MMW inductor as a stacked

Two different inductors have been fabricated on an industrial UTBB FD-SOI process (22FDX®), targeting different operating frequencies. These inductors are designed on the 3 µm-thick highest top Cu metal layer of the back-end of line, $\sim 10 \ \mu m$ above the silicon substrate. A sketch of the inductors and their geometrical dimensions are presented in Fig. 1 (a) and (b). The dummy fills are minimized to avoid degrading the inductor quality factors. Metal dummy fills are known to increase capacitive coupling [8] and to entail eddy current [9], which reduces the effective inductance while increasing the effective losses. Combined together both phenomena overall decrease the inductor quality factor and must be minimized for high-quality inductor design. Some special marker layers are commonly available in process design kits to minimize the metal density requirements to achieve high-quality inductors. However, such layers cannot overlap active devices or some passive pcells (such as metal-on-metal capacitors), because the reduced surrounding metal density can lead to large variations in the devices that are not predicted by their design kit model. Therefore, such devices are usually not designed beneath inductors as the large metal density required for these devices would greatly degrade the inductors'



Fig. 1. RF (a) and MMW (b) sketch along with geometrical dimensions.



Fig. 2. Effective resistivity versus frequency extracted from measurements and simulations of CPW lines on standard resistivity (red) and HR with PSC effect (green) substrates. (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

performance.

In addition to the normal process flow (on a std – 10 Ω cm), the inductors are also fabricated in the 22FDX® node on a HR substrate (HR – 985 Ω cm bulk resistivity), as part of an experimental split process.

3. Substrate stack tuning for PSC effect in EM simulations

In HR wafers, the parasitic surface conduction phenomenon counteracts the benefits of a large bulk substrate resistivity and results in significant RF losses and non-linearity effects (although lower than in std Si substrate) [2]. This PSC effect originates in the presence of fixed charges (generally positive) trapped in the buried oxide (BOX) and generated during manufacturing that induces a thin sheet of highly conductive free carriers (generally electrons) at the silicon – BOX interface. A slight variation in the amount of fixed charges induces a large variation in the thin sheet conductivity (exponential relationship) with a significant effect in RF losses and non-linearity.

Along with the inductors, coplanar waveguide (CPW) lines are designed and fabricated in the bottom metal layers (stacking M1 and M2) to be sensitive to the substrate. The effective resistivity (ρ_{eff}) of the substrates is extracted from these lines (of several lengths for proper pads and parasitic de-embedding) [10] and is used to monitor the substrate RF quality. More details about the CPW lines geometry and results from this experimental split process can be found in [11].



Fig. 3. (a) Inductance (L) and (b) normalized quality factor (Q) of RF inductors on different substrates, with or without interface passivation. Measurements in solid lines, EM simulations in circles.

To include this PSC effect in EM simulations, the substrate stack is modified and a thin conductive Si sheet is added between the oxide and the high-resistivity bulk silicon substrate. Due to the absence of a direct measurement of the fixed charges amount at the origin of the PSC effect, the thickness and conductivity of the thin conductive Si sheet (emulating the PSC effect) are determined by fitting EM simulations (using ADS Momentum) of the above CPW lines to their measured effective resistivity as in [12]. Fig. 2 shows the $\rho_{\rm eff}$ extracted from the measured and simulated CPW lines on different substrates. Although a more complex multi-layer stack modeling might give more accurate results, this 2-layer stack is enough for our study.

4. Measurement results

On-wafer measurements are performed from 100 MHz to 67 GHz, using a pair of Ground-Signal-Ground (GSG) probes. A 2-step calibration is performed (Line-Reflect-Reflect-Match calibration on an impedance standard substrate, followed by an on-wafer multi-line Thru-Reflect-Line calibration [13]) to move the reference plane to the DUT vicinity with high accuracy at mm-wave frequencies [14].

The measured S-parameters are transformed in Y-parameters, then the inductance (L) and quality factor (Q) are computed as.



Fig. 4. (a) Inductance (L) and (b) normalized quality factor (Q) of MMW inductors on different substrates, with or without interface passivation. Measurements in solid lines, EM simulations in circles.

$$L = Im\left(\frac{1}{Y_{11}}\right) \cdot \frac{1}{\omega} \text{ and } Q = \frac{Im\left(\frac{1}{Y_{11}}\right)}{Re\left(\frac{1}{Y_{11}}\right)}.$$
 (1)

Fig. 3 and Fig. 4 show the inductance and normalized quality factor of the RF and MMW inductors. The quality factor is normalized to the measured peak Q of the inductor on the std resistivity substrate. Additionally, electromagnetic simulations using ADS Momentum with different substrate definitions are performed on the inductors and onwafer calibration structures. The resonance around 35 GHz in Fig. 3 is attributed to probe coupling with its nearby environment that significantly varies between the on-wafer calibration structures and the RF inductor.

A strong improvement is observed for the RF inductor as we move from a std substrate to a HR substrate thanks to a much greater bulk resisitivity. Indeed, the peak Q value is around 1.4 times higher (from 16 to 23) and shifted to higher frequencies. The small mismatch between simulations and measurements of the RF inductor is partially attributed to an overestimation of capacitive coupling, resulting in a lower selfresonant frequency and lower peak Q. As shown in Fig. 3, the PSC effect induces a slight degradation of the quality factor. Even though measurements of these inductors on a HR without PSC effect are not shown here, it can be achieved in practice by using some interface passivation techniques such as the widely used trap-rich substrate [3] or other techniques more suited for FD-SOI technology [4–5].

No significant variation in Q of the MMW inductor is observed for the different substrates. EM simulations show that a very slight improvement should be achieved, but the variation is within the measurement noise that is higher at such high frequencies. The gain in Q as the substrate is changed from a std to a HR with interface passivation (such as the TR substrate for instance) is expected to be smaller for this MMW inductor compared to previously reported studies [6,15] mainly because of its smaller geometry, scaling down with higher operating frequency. Indeed, the smaller geometry of the MMW inductor that is also far away from the substrate (~10 μ m) reduces the concentration of electric field (E-field) inside the substrate, thus attenuating the substrate losses effect



Fig. 5. EM simulations of inductors' Q normalized to the peak Q of the MMW inductor on std substrate (Qpeak = 21.1). 3 inductors are simulated: (i) MMW inductor (solid lines, ~10 µm away from the substrate, ~3 µm-thick metal), (ii) inductor on 3 thick Cu layers (dashed lines, ~2 µm away from substrate, ~7 µm-thick metal), (iii) inductor on 1 metal layer closer to the substrate (dotted lines, ~2 µm away from substrate, ~3 µm-thick metal), on top of three substrates: (i) std (red), HR with PSC (green), HR without PSC (blue). (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

on the inductor's Q. The E-field concentration inside the substrate is evaluated via 3D EM simulations (using Ansys HFSS¹) and represent \sim 24% of the total E-field in the whole structure. A second effect of higher operating frequency is increased metallic losses due to skin and proximity effects, which further reduce the relative impact of substrate losses on the overall inductor losses.

5. Improved MMW inductor

Metallic losses can be decreased by stacking several metal layers. The 22FDX® technology offers up to 11 metal layers, including 3 thick Cu layers. In this section, we investigate via EM simulations the performance of several inductors with the same planar geometry as the MMW inductor, but using different metal layer(s) and substrates. The quality factor of these simulated inductors are shown in Fig. 5. By stacking the 3 thick metal layers, a notable reduction in metallic losses can be achieved (larger Q at low frequencies in dashed lines, where metallic losses dominate the curve). However, the inductor is closer to the substrate and the overall Q quickly drops for the std and HR with PSC substrates. Such an inductor is much more sensitive to losses in the underlying substrate. Indeed, as a consequence of a larger portion of E-field inside the substrate (\sim 37% of the total) a \sim 30% increase in Q (from 21.1 to 29.4) can be achieved with the 3-stacked metal layers by moving from a std substrate to an almost lossless one, e.g. HR with surface passivation of the PSC effect. An additional inductor is simulated (dotted lines), on 1 thick metal layer (same thickness, thus same metallic losses as the MMW inductor) at the same distance from the substrate as the 3-stacked layers inductor ($\sim 2 \mu m$). With a similar portion of E-field inside the substrate (\sim 40%), a similar raise (\sim 35%) in Q is achieved by changing the underlying substrate from a std one to a quasi-lossless one, demonstrating the stronger impact of purely substrate losses on the overall Q for

¹ The full wave 3D electromagnetic field simulations performed with Ansys HFSS were conducted in driven modal solution type, with bridge-type lumped ports at the inductor accesses. The grid is composed of up to 46,000 tetrahedra, for a 2 min and 20 s CPU simulation time on a standard desktop.

inductors closer to the substrate.

6. Conclusion

Two inductors (with operating frequency ranges of 5–15 GHz - called RF - and 30–60 GHz - MMW), were fabricated in GlobalFoundries' 22FDX® node on a standard resistivity (10 Ωcm) and a high-resistivity Si substrates (985 Ωcm). Measurements show a \sim 44% improvement in the RF inductor's Q moving from a standard to a HR substrate. No significant improvement is observed for the MMW inductor, due to smaller coil dimensions, thus reduced field concentration in the Si substrate. Nevertheless, simulations show a great improvement in MMW inductor's Q can be achieved (\sim +30%) when several thick metal layers are stacked to reduce metallic losses on top of a quasi-lossless substrate. It therefore demonstrates the requirement of a high-quality substrate for high Q spiral inductors even at mm-wave frequencies to enable more performing mm-wave circuits.

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

The authors would like to thank GlobalFoundries for chip fabrication and research support. This work is supported by Ecsel JU project "Beyond5" (grant agreement No 876124) via EU H2020 and Innoviris (Brussels/Belgium) funding. Lucas Nyssens is a research fellow of the Fonds de la Recherche Scientifique (FNRS).

References

[1] Carter R, Mazurier J, Pirro L, Sachse J-U, Baars P, Faul J, et al. 22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications. In: 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA; 2016. 2.2.1–2.2.4. https://doi.org/10.1109/IEDM.2016.7838029.

- [2] Rack M, Raskin J-P. (Invited) SOI Technologies for RF and Millimeter Wave Applications. ECS Trans Jul. 2019;92(4):79–94. https://doi.org/10.1149/ 09204.0079ecst.
- [3] Lederer D, Raskin J-P. New substrate passivation method dedicated to HR SOI wafer fabrication with increased substrate resistivity. IEEE Electron Dev Lett Nov. 2005;26(11):805–7. https://doi.org/10.1109/LED.2005.857730.
- [4] Rack M, Nyssens L, Raskin J-P. Low-Loss Si-Substrates Enhanced Using Buried PN Junctions for RF Applications. IEEE Electron Dev Lett May 2019;40(5):690–3. https://doi.org/10.1109/LED.2019.2908259.
- [5] Scheen G, Tuyaerts R, Rack M, Nyssens L, Rasson J, Raskin J-P. Post-process local porous silicon integration method for RF application. In: IEEE MTT-S International Microwave Symposium (IMS); 2019. p. 1291–4. https://doi.org/10.1109/ MWSYM.2019.8700844.
- [6] Liu S, Zhu L, Allibert F, Radu I, Zhu X, Lu Y. Physical Models of Planar Spiral Inductor Integrated on the High-Resistivity and Trap-Rich Silicon-on-Insulator Substrates. IEEE Trans Electron Dev July 2017;64(7):2775–81. https://doi.org/ 10.1109/TED.2017.2700022.
- [7] Bhaskar A, Philippe J, Avramovic V, Braud F, Robillard J-F, Durand C, et al. Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. IEEE J Electron Dev Soc 2020;8:959–69. https://doi.org/ 10.1109/JEDS.2020.3019884.
- [8] Lee Keun-Ho, et al. Analyzing the effects of floating dummy-fills: from feature scale analysis to full-chip RC extraction. In: International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224); 2001. 31.3.1–31.3.4. https://doi.org/ 10.1109/IEDM.2001.979600.
- [9] Tsuchiya A, Onodera H. Measurement of interconnect loss due to dummy fills. In: IEEE Workshop on Signal Propagation on Interconnects; 2007. p. 241–4. https:// doi.org/10.1109/SPI.2007.4512261.
- [10] Nyssens L, Rack M, Raskin J-P. Effective Resistivity Extraction of Low-Loss Silicon Substrate at Millimeter-Wave Frequencies. Int J Microwave Wireless Technol 2020; 12(7):615–28. https://doi.org/10.1017/S175907872000077X.
- [11] Rack M, Nyssens L, Nabet M, Schwan C, Zhao Z, Lehmann S, et al. High-Resistivity Substrates with PN Interface Passivation in 22 nm FD-SOI. accepted for publication in 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA). 2022.
- [12] Rack M, Nyssens L, Raskin J-P. Silicon-substrate enhancement technique enabling high quality integrated RF passives. In: IEEE MTT-S International Microwave Symposium (IMS); 2019. p. 1295–8. https://doi.org/10.1109/ MWSYM.2019.8701095.
- [13] Marks RB. A multiline method of network analyzer calibration. IEEE Trans Microw Theory Tech July 1991;39(7):1205–15. https://doi.org/10.1109/22.85388.
- [14] Derrier N, Rumiantsev A, Celi D. State-of-the-art and future perspectives in calibration and de-embedding techniques for characterization of advanced SiGe HBTs featuring sub-THz fT/fMAX. In: IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM); 2012. p. 1–8. https://doi.org/10.1109/ BCTM.2012.6352639.
- [15] Gianesello F, Gloria D, Raynaud C, Montusclat S, Boret S, Touret P. Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications. In: IEEE International SOI Conference; 2007. p. 119–20. https://doi.org/10.1109/SOI.2007.4357881.