

Nonlinear characteristics and RF losses of CPW and TFMS lines over a wide temperature range

Session: MO4B – 4

Khaled Ben Ali, Jean-Pierre Raskin

Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM) **Université catholique de Louvain (UCL)** 1348 Louvain-la-Neuve, Belgium



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX









- Motivation
- Insertion losses and linearity performance of CPW and TFMS topologies in the case of SOI technology
 - at room temperature
 - up to 125°C
- Conclusions



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



High Temperature applications

Temperature range

- Standard/commercial: 0°C up to 70°C
- Industrial: 0°C up to 85°C
- Military: -40°C up to 125°C
- High temperature (HT): > 125°C
- Very high temperature: > 250°C

Aircraft Engines

Automotive



Oil and Gas





16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



UCL

Université catholique de Louvain

SIRF Engineered RF SOI substrates - technology trend



RF Front-End Modules: key components









Université catholique de Louvain

- Compatible with CMOS technology
- Low parasitic conductance/capacitance
- Low RF losses (ρ > 3 kΩ-cm)
- Low crosstalk
- High voltage capabilities (20 V or more)
- High temperature applications
- Linearity (< -70 dBc @ 35 dBm)</p>
- Good thermal conductivity (> 100 W/m-K)
- High quality passive devices (ρ > 1 kΩ-cm)
- High capacitance densities (> 100 µF/cm²)
- Availability (mainstream production, size)
- Low cost









CPW lines at room temperature



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



RF losses and harmonic distortion issues on HR-SOI





This **Parasitic Surface effect** needs to be mitigated using:

- Engineered substrates: TR-SOI (commercial eSI from Soitec)
- Ideal dielectric substrate (glass/sapphire)
- RF Ground Shields (TFMS technology)











TR-SOI addressing RF FEM requirements



TR-SOI substrate meets LTE requirements



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



Slide 9

UCL Université

catholique de Louvain



TFMS lines at room temperature



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



CPW versus TFMS



CPW and TFMS technologies







SIRF

16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



A

Université catholique

de Louvain



TFMS exhibits higher RF losses than CPW technology



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



TFMS vs CPW non linear behavior on SOI substrates





TFMS technology presents non-linearity characteristics similar than CPW on dielectric substrate



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX





CPW vs. TFMS lines at high temperature



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX





TFMS and CPW technologies show a slight increase of RF insertion losses with temperature (conductor and substrate free carriers)





High temperature effect on substrate linearity



- CPW on TR SOI approaches the non-linear characteristics of CPW on HR SOI above 125°C
- TFMS exhibits a stable non-linearity behavior over a high temperature range





UCL Université

catholique de Louvain

Impact of temperature on the effective resistivity



- HR (~3 k Ω .cm) become quasi-lossless up to 100°C when D_{it} > 5 x 10¹⁰ /eV/cm²
- At 200°C, ρ_{eff} is independent on substrate doping (due to n_i increase)



16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2016, Austin, TX



Slide 18

Université catholique

de Louvain



 Due to the ground plane shield TFMS technology provides very low harmonic distortion levels



 Commercial TR-SOI (eSI HR-SOI from Soitec) demonstrates reduced RF insertion loss, low substrate coupling and better linearity

TR-SOI (eSI) substrates fulfill the isolation and linearity LTE specifications up to 125°C



