SOI technology pushes the limits of CMOS for RF applications

Jean-Pierre RASKIN

Université catholique de Louvain (UCL), Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM), Place du Levant, 3, Maxwell Building, B-1348 Louvain-la-Neuve, Belgium, Tel: +32 10 47 23 09, jean-pierre.raskin@uclouvain.be

Abstract — This last decade Silicon-on-Insulator (SOI) MOSFET technology has demonstrated its potentialities for high frequency commercial applications pushing the limits of CMOS technology. Thanks to the thinning down of the silicon channel, SOI MOSFETs operate in fully depleted regime and short channel effects are under controlled. Besides the gate length downscaling, strain channel engineering is introduced to achieve cutoff frequencies larger than 300 GHz. SOI also presents the major advantage of providing high resistivity substrate capabilities, leading to substantially reduced substrate RF losses, crosstalk and non-linearity. High Resistivity (HR) SOI CMOS is commonly foreseen as the most promising technology for radio frequency integrated circuits and mixed signal applications. Based on several experimental results, the interest, limitations but also possible future improvements of SOI MOS technology are presented.

Index Terms — Silicon-on-Insulator (SOI), RF, MOSFETs, ultra thin body thin BOX (UTBB), cutoff frequencies, High Resistivity (HR) SOI, trap-rich layer.

I. INTRODUCTION

Systems-on-Chip (SoC) and Systems-in-Package (SiP) are the most feasible solutions to fulfil the requirements of the new communication systems. Both solutions require a high performance technology with devices that provide complex digital functionalities and can easily achieve operating frequencies in the GHz range. Therefore, it appears that only the best submicron CMOS technologies could provide a feasible and cost-effective integration of the communication systems. Silicon-on-Insulator (SOI) MOSFET technology has demonstrated its potentialities for high frequency reaching cut-off frequencies close to 500 GHz for nMOSFETs [1] and for harsh environments (high temperature, radiations). Partially depleted (PD) SOI is now massively serving the 45-nm digital market where it is seen as a low-cost – low-power alternative to bulk Si. Fully depleted (FD) devices are also widely spread as they outperform existing semiconductor technologies for extremely low power analog applications [2]. The use of high-resistivity (HR) substrates is mandatory for the design of high performance radio frequency integrated circuits (RFIC). HR-Si cannot be introduced in the case of bulk Si MOSFETs due to latch-up problem between devices. Contrary, SOI presents the major advantage of providing high resistivity substrate capabilities since the buried oxide (BOX) isolates the thin top silicon active layer from the Si handle Si substrate, leading to substantially reduced substrate losses, crosstalk and non-linearity. Substrate resistivity values higher than 1 k Ω -cm can easily be achieved.

II. HIGH RESISTIVITY SOI SUBSTRATE

In 1997, UCL presented pioneering work on the RF performance of high-resistivity (HR) SOI substrate material. The great interest of HR SOI substrate to reduce RF losses as well as crosstalk in Si-based substrates was presented in [3]. It has been demonstrated in [4] that HR-Si must present an effective resistivity as high as 3 k Ω .cm to be considered low loss for RF applications. However, oxidized HR-Si substrate suffers from parasitic surface conduction (PSC) due to fixed oxide charges which attract free carriers near the Si/SiO₂ interface, thereby reducing the substrate effective resistivity (ρ_{eff}) of the wafer by more than one order of magnitude compared with the bulk nominal resistivity.




Fig. 1. Measured effective resistivity of a high-resistivity SOI substrate (HR SOI) and a trap-rich (TR SOI, i.e. eSI TR-SOI from Soitec) HR SOI substrate presenting both of them a handle Si substrate characterized by a nominal resistivity of $10~\text{k}\Omega$.cm.

In 2005, UCL presented the possibility of creating HR SOI substrates characterized with an effective resistivity as high as 10 k Ω .cm (Fig. 1) thanks to the silicon surface modification below the buried oxide (BOX) of a high resistivity SOI substrate. The surface modification consists in the introduction of a high density of defects called traps

at the BOX / HR-Si handle substrate [5]. Those traps originate from the grain boundaries in a thin (300 nmthick) polysilicon layer. This high-resistivity characteristic, which is conserved after a full CMOS process, translates to very low RF insertion loss (< 0.15 dB/mm at 1 GHz) along coplanar waveguide (CPW) transmission lines and purely capacitive crosstalk (Fig. 2) similarly to quartz substrate. It has been demonstrated that the presence of a trapping layer does not alter the DC or RF behavior of SOI MOS transistors [6]. Besides the insertion loss issue along interconnection lines, the generation of harmonics in Sibased substrates has been investigated [7]. UCL demonstrated that harmonics level originated from the substrate is reduced by at least 20 dB moving from standard resistivity SOI substrate (~ 10 Ω.cm) to high resistivity SOI ($\sim 1 \text{ k}\Omega.\text{cm}$), and more importantly an additional drop of 40 dB is achieved with the innovative trap-rich HR SOI (TR SOI) substrate, as illustrated in Fig. 3. This low harmonic level is comparable with insulating substrate. The improvement of the HR SOI substrate with the introduction of defects brings also clear benefits for the integration of passives, such as the quality factor of spiral inductors [8], tunable MEMS capacitors [8], as well as for the reduction of the substrate noise (crosstalk) between devices integrated on the same chip [6].




Fig. 2. Measured crosstalk response for the basic test structure on quartz and HR based-Si substrates with (TR SOI, i.e. eSI TR-SOI from Soitec) and without (HR SOI) 300 nm-thick polysilicon trap-rich layer. The distance d between the disturbing input and the output device is $50~\mu m$.

UCL and Soitec have been working together to identify the technological opportunities to still further improve the high-frequency performance of commercially available HR-SOI substrates. Thanks to the introduction of an engineering substrate handle, Soitec has ramped up in early 2012 a new flavor of HR-SOI called eSITM, for enhanced Signal Integrity substrate with a measured effective resistivity beyond 3 k Ω .cm. Thanks to the introduction of eSI, the RF SOI substrate can really be

considered as a lossless Si-based substrate. Beyond switch, eSI RF-SOI technology opens the path to further system integration in the Front End Module space as well as even more complex mixed signal System-on-Chip (SoC) [9]. As pointed out by several press releases published in 2013 and 2014 [10], the demand for the newly developed HR-SOI is booming and it is becoming the major material for high-performance RF applications. All major foundries in the field of RF applications have adopted the newly developed HR SOI substrate.




Fig. 3. Measured harmonic distortion along a CPW line lying on standard SOI ($\sim 10~\Omega.cm$) and HR based-Si substrates ($\sim 10~\kappa\Omega.cm$) with (TR SOI, i.e. eSI TR-SOI from Soitec) and without (HR SOI) trap-rich layer.

III. FULLY DEPLETED SOI MOSFET

Over the last decades silicon technology has been driven by downscaling dictated by the need of highly-integrated digital circuits. However, further reduction of device dimensions is problematic due to intrinsic physical limitations such as short channel effects (SCE), high current leakage through gate dielectrics, high series resistances, low mobility due to interface effects and high doping levels, and so on. The most common strategies to address these challenges include the introduction of new materials such as germanium, high-k gate dielectrics and metal gates, low-k for the backend dielectrics, SOI technology, strain engineering and alternative device architectures (multiple gate, i.e. FinFET, tunnel FET, etc.).

Fully depleted electronic regime is a promising approach to continue scaling of MOSFETs. Scaling the thickness of the silicon body is proposed in the case of FinFET and ultra-thin body and BOX (UTBB) technologies in order to control short channel effects [11, 12]. Thin silicon body of UTBB improves the electrostatic integrity, reduces the leakage current and allows the channel to be undoped. With undoped channel, higher drive current and steeper subthreshold slope are attained. Moreover significant improvement of variability control is achieved owing to the elimination of random dopant

fluctuation. Thin BOX coupled with ground plane (GP) allows for the suppression of fringing electric fields through the BOX and substrate thus improving front-gate-to-channel controllability and reducing drain-induced-barrier-lowering (DIBL). Thin BOX device also becomes more suitable for implementing back-gate biasing schemes used for tuning device characteristics.

UTBB, called also 28 FD-SOI, were fabricated at ST-Microelectronics. They present a BOX, a Si body and an equivalent gate oxide thicknesses of 25 nm, 7 nm and 1.3 nm, respectively. The channel is strained and rotated by 45° from the (100) plane. The ground-plane implantation introduced under the BOX is well-type. The gate lengths of the measured devices range from 26 nm to 1 μm . More details about the process can be found in [13].

Fig. 4 shows the f_T and f_{max} variations with the channel length L_g . Both f_T and f_{max} increase with L_g scaling down but f_T follows a $1/L_g$ trend (and an even weaker one in shortest devices) i.e. attenuated comparing with ideally predicted $1/L_g^2$. This is due to carrier velocity saturation, parasitic source and drain resistances R_s , R_d and extrinsic total gate capacitance C_{gge} . It is important to point out that in case of devices shorter than 90 nm, f_{max} becomes smaller than f_T . This is due to the increase of gate resistance R_g with L_g reduction.




Fig. 4. f_T and f_{max} versus gate lengths (L_g) for UTBB with a channel width $W_f = 2 \mu m$ and 10 gate fingers (N_f) .

The benchmarking of f_T and g_m for the UTBB and other state-of-the art technologies is shown in Fig. 5. As can be seen, the highest g_m and f_T of 1,800 mS/mm and 480 GHz, respectively, is reported for 45 nm-node CMOS technology based on PD-SOI MOSFET with strained technique [1]. Fig. 5a and 5b show the direct correlation between $g_{m\text{-}max}$ and f_T . Our benchmarking illustrates that the performance of the studied UTBB 28 FD-SOI is much better than previously presented in [14] and is comparable with other technologies reported before i.e. UTB, PD-SOI, FinFET and Bulk for similar gate lengths. Besides the

mobility boosters, an efficient improvement is achievable by optimization of process and architecture targeting reduction of parasitic series resistances and capacitances.




Fig. 5. Benchmarking of (a) f_T and (b) $g_{m\text{-}max}$ of state-of-the art MOSFETs versus gate length, L_g (nm).

IV. CONCLUSION

Beyond its demonstrated market adoption on RF Front End Module, RF-SOI is close to be in 100% of the worldwide smart phone. In parallel, digital fully depleted SOI (FD-SOI) is also being adopted by bringing the best cost-performance trade-off at 28 nm and beyond for mobile digital devices such as application processors. It offers up to 10x lower consumption compared with standard bulk CMOS thanks to its capability to operate at much lower supply voltage and lower biasing current for equivalent processing performance. Combining advanced CMOS process with optimized SOI substrate will enable RF and digital integration for advanced SoC integration. SOI is then very well positioned to serve future 5G

standards and IoT applications such as wearables that will respectively run on higher bands than today's 4G and will require drastic power consumption reduction.

ACKNOWLEDGMENT

All the results presented in this invited paper have been obtained with the active participation of my colleagues Prof. D. Flandre, Dr. V. Kilchytska, Dr. K. Ben Ali, Dr. S. Makovejev, Dr. J. C. Tinoco, Dr. M. Emam, Mr. B. Kazemi Esfeh. I would like to thank all of them for their precious work and the inspiring discussions we have together on the topic of RF SOI. I would like also to thank the teams of ST-Microlectronics and CEA-Leti for providing us with state-of-the-art MOSFETs, and Soitec for the very fruitful collaboration on HR SOI substrates development.

REFERENCES

- [1] S. Lee *et al.*, "Record RF performance of 45 nm SOI CMOS technology," in *IEEE Electron Device Meeting (IEDM)*, pp. 255-258, 2007.
- [2] Takayasu Sakurai *et al.*, Springer, 2006, ISBN: 978-0-387-29217-5.
- [3] J.-P. Raskin, A. Viviani, D. Flandre and J.-P. Colinge, "Substrate crosstalk reduction using SOI technology," *IEEE Transactions on Electron Devices*, vol. 44, no. 12, pp. 2252-2261, December 1997.
- [4] D. Lederer and J.-P. Raskin, "Effective resistivity of fully-processed SOI substrates," *Solid-State Electronics*, vol. 49, no. 3, pp. 491-496, 2005.
- [5] D. Lederer and J.-P. Raskin, "New substrate passivation method dedicated to HR SOI wafer fabrication with increased substrate resistivity," *IEEE Electron Device Letters*, vol. 26, no. 11, pp. 805-807, 2005.
- [6] K. Ben Ali, C. Roda Neve, A. Gharsallah, and J.-P. Raskin, "RF performance of SOI CMOS technology on commercial 200 mm high resistivity silicon trap-rich wafers," *IEEE*

- Transactions on Electron Devices, vol. 61, no. 3, pp. 722-728, March 2014.
- [7] C. Roda Neve and J.-P. Raskin, "RF Harmonic Distortion of CPW Lines on HR-Si and Trap-Rich HR-Si Substrates," *IEEE Transactions on Electron Devices*, vol. 59, pp. 924-932, 2012.
- [8] Yonghyun Shim, J.-P. Raskin, C. Roda Neve, and M. Rais-Zadeh, "RF MEMS passives on high-resistivity silicon substrates," *IEEE Microwave and Wireless Components Letters*, vol. 23, no. 12, pp. 632-634, December 2013.
- [9] E. Desbonnets, C. Didier, N. Pautou, "Innovative RF-SOI wafers for wireless applications", Soitec's New eSI SOI Wafers for 4G/LTE (Now in High Volume Production) Used at Most Leading RF Foundries, Advanced Substrate News, December 5th, 2013.
- [10] J.-P. Raskin and E. Desbonnets, "SOITEC and UCL boost the RF performance of SOI substrates", Advanced Substrate News - ASN, December 4, 2013; Adèle Hars, "LTE-A/5G: Bring it on. Next-gen SOITEC eSI90 wafers predict & improve RF performance", Advanced Substrate News, February 2nd, 2015; E. Desbonnets and C. Didier, "How SOI wafers for RF predict LTE-A/5G device performance", Advanced Substrate News, February 17th, 2015.
- [11] Yamamoto *et al.*, "Ultra-Thin-Body and BOX (UTBB) fully depleted (FD) device integration for 22 nm node and beyond," *Symposium on VLSI technology*, pp. 61-62, 2010.
- [12] D. Hisamoto, W. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T. King, J. Bokor and C. Hu, "FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," *IEEE Transactions on Electron Devices*, vol. 47, no. 12, pp. 2320-2325, December 2000.
- [13] N. Planes, O. Weber, V. Barral, S. Haendler, D. Noblet, D. Croain, et al., "28 nm FDSOI technology platform for high-speed low-voltage digital applications," Symposium on VLSI technology, vol. 33, no. 4, pp. 133-134, 2012.
- [14] M. K. Md Arshad, V. Kilchystka, M. Emam, F. Andrieu, D. Flandre and J.-P. Raskin, "Effect of parasitic elements on UTBB FD SOI MOSFET RF figures of merit," *Solid-State Electronics*, vol. 97, pp. 38-44, 2014.