

IEEE Benelux General assembly

Meet the fellows

Antwerpen, Belgium, February 4th, 2015


High Resistivity SOI substrates boost CMOS RF performance

Prof. Jean-Pierre Raskin

Institute of Information and Communication Technologies,
Electronics and Applied Mathematics (ICTEAM)
Université catholique de Louvain (UCL)
1348 Louvain-la-Neuve, Belgium

Email: jean-pierre.raskin@uclouvain.be

A large diversity of SOI wafers



Top Si 10 nm ... 50 µm
BOX 25 nm ... 2 µm


**Handle
Si substrate** 300 µm ... 1 mm

Resistivity: 10 Ω.cm ... 10 kΩ.cm


CMOS technologies

RF SOI: Si around 100 nm, BOX: 145 nm, 400 nm, 1 μ m

UTBB: Si: 10 nm, BOX: 25 nm



RF SOI CMOS – challenges at different levels...



Back-end

RC parasitics – thick metal, CNTs, low-k

Front-end – new materials, transistors

Substrate

Losses, crosstalk, thermal issues, linearity, ...

RF SOI MOSFETs: State-of-the-Art



CMOS down scaling

1990

1995

2000

2005

2010


PD/FD SOI

Silicidation

High-k
Metal gate

Strained channel

Multiple
gate




Operating frequency increase


RF MOSFET performance: State-of-the-Art

Cut-off frequency of the current gain (i_d/i_g): f_T

n-type MOSFET



p-type MOSFET



→ IBM: record RF performance of **sub-45 nm SOI CMOS (2007)**
 Peak f_T of 485 GHz and 345 GHz measured in floating-body nFET and pFET

Complementary MOS (CMOS)

RF SOI substrate: State-of-the-Art

Wafer scale up

1992

SOITEC
Smart cut

1997

HR SOI
(UCL)

2005



Trap-rich SOI
(UCL)

2012

eSi substrate
(SOITEC & UCL)


Substrate resistivity increase

High Resistivity SOI substrates: how high should we go?



- STD SOI: $20 \Omega \cdot \text{cm} \Rightarrow$ high losses
- HR SOI of $10 \text{ k}\Omega \cdot \text{cm}$ would correspond to a **lossless Si substrate**

Parasitic Surface Conduction (PSC)




PSC caused by:

- fixed charges (Q_f) in the oxide (BOX of SOI, IMD layers)
- Bias applied on the metallic conductors

For oxidized HR Si:


- *Effective* resistivity lower than *nominal* resistivity
- Substrate losses higher than expected (coplanar devices)

Typical ρ_{eff} values




- Effective resistivity depends on process
- Effective resistivity is lower than 1 kΩ.cm

Transmission lines on SOI vs DC bias




$|V_a|$ increases the line losses:

- Accumulation or inversion of carriers below the field oxide
- Reduction of ρ_{eff} (seen by the lines)




Dependence of the effective resistivity


$$\rho_{\text{eff}} = f(\rho_{Si}, Q_f, t_{ox}, V_a, D_{it})$$



$D_{it} \sim 10^{12} / \text{cm}^2/\text{eV}$
 for being independent
 on Q_f , and then reach
 the high resistivity behavior




Resistivity vs. Si depth



Nominal resistivity: $5 \text{ k}\Omega \cdot \text{cm}$ (p-type)

Fixed oxide charges: $Q_{ox} = 1 \times 10^{11} \text{ } \#/\text{cm}^2$


Resistivity vs. Si depth



Nominal resistivity: $5 \text{ k}\Omega \cdot \text{cm}$ (p-type)

Fixed oxide charges: $Q_{ox} = 1 \times 10^{11} \#/\text{cm}^2$

Resistivity vs. Si depth




Nominal resistivity: $5 \text{ k}\Omega \cdot \text{cm}$ (p-type)


Fixed oxide charges: $Q_{ox} = 1 \times 10^{11} \text{ #}/\text{cm}^2$

Benefits from passivation

Effective resistivity of CPW: $\sim 10 \text{ k}\Omega\text{.cm}$




No variation with DC





$\rho_{nom} > 3 \text{ k}\Omega\text{.cm}$

Integrated passive elements




2 nH spiral inductor integrated on top of HR SOI and TR SOI substrates – Cu wire of 35 µm-thick.






Tunable MEMS capacitor (0.3 – 1.6 pF) integrated on top of HR SOI and TR SOI substrates.

Digital substrate noise




- Rising integration level of mixed-signal circuits onto the same chip
 - Increasing speed and complexity of digital circuits
 - Higher resolution requirements for analog circuits
- ⇒ Higher impact of substrate noise coupling from noisy digital part to sensitive analog part



Crosstalk vs frequency and DC bias



Crosstalk vs frequency and DC bias



**With passivation (poly) layer underneath the BOX:
pure capacitive coupling**

[D. Lederer, J-P Raskin, SSE'03]

[D. Lederer, J-P Raskin, SSE'05]


[D. Lederer, J.-P. Raskin, IEEE EDL'05]

[K. Ben Ali, J.-P. Raskin, IEEE TED'12]

Non-linearities along CPW lines

Integration of many different frequency tones


→ urgent need for **highly linear devices**





[D. Kerr, C. Roda Neve, J.-P. Raskin, *SiRF'08*]

[C. Roda Neve, J.-P. Raskin, *IEEE TED'13*]

RF-SOI substrate has a long history




RF-SOI enables Full Front End module integration




RF-SOI full adoption


In 100% of the SmartPhone - Worldwide foundry offering



Source: Navian, Dec 2014



Source: Navian, Dec 2014




...

More than 15 foundries, Soitec estimates

RF-SOI wafer market more than double every two years

1 millions wafers in 2015



Growth driven by:

- Phone market: 7% CAGR with 630Mu LTE Smartphone
- # used bands: +40% vs CY14
- Power Amplifier integration

Conclusions

- SOI CMOS transistors present **excellent RF performance**;
- **New generation of HR SOI (eSi)** presents outstanding RF performance.

Don't forget, problem might actually turns to solution in another context

Defects, surface states = degradation of MOSFET ($\downarrow \mu$, $\downarrow I$, \downarrow speed, $\downarrow f_T$, ...)

But elegant and cheap solution for **HR Si/SOI substrates**

When defects become beauty...

RF SOI – a success story



UCL

Université
catholique
de Louvain

Acknowledgements

- **Colleague:** D. Flandre
- **UCL researchers:** V. Kilchytska, S. Makovejov, C. Roda Neve, J. Tinoco, M. K. Md Arshad, B. Kazemi, M. Emam, D. Lederer
- **SOITEC:** C. Mazuré, C. Lagahe-Blanchard, F. Allibert, E. Desbonnets, D. Basso, J.-F. Gilbert, C. Malaquin, N. Milhet, for the common investigations on TR HR SOI

