"Piezoresistance of nano-scale silicon up to 2GPa in tension"

Bhaskar, Umesh Kumar ; Pardoen, Thomas ; Passi, Vikram ; Raskin, Jean-Pierre

ABSTRACT

The piezo-resistance of 100 nm-thick, [110] oriented, p-type, mono-crystalline Si beams has been investigated under large uniaxial tension up to 2 GPa using an original on-chip tensile testing set-up. The piezo-resistance coefficient ($\pi$) was found to increase by a factor of 6 compared with $\sim 1.5$ for Si bulk, when decreasing the dopant concentration from $\text{Na} \sim 1 \times 10^{19} \text{cm}^{-3}$ down to $\text{Na} \sim 5 \times 10^{17} \text{cm}^{-3}$. Reduction of resistance by a factor of 5.8, higher than theoretical maximum of 4.5, is reported for $\text{Na} \sim 5 \times 10^{17} \text{cm}^{-3}$ under a stress of 1.7 GPa, without any sign of saturation.

CITE THIS VERSION

Piezoresistance of nano-scale silicon up to 2GPa in tension
Umesh Kumar Bhaskar, Thomas Pardoen, Vikram Passi, and Jean-Pierre Raskin

Citation: Appl. Phys. Lett. 102, 031911 (2013); doi: 10.1063/1.4788919
View online: http://dx.doi.org/10.1063/1.4788919
View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v102/i3
Published by the American Institute of Physics.

Related Articles
Electrical transport and photocurrent mechanisms in silicon nanocrystal multilayers

Stochastic nonlinear electrical characteristics of graphene
Appl. Phys. Lett. 102, 033101 (2013)

Influence of Pb doping on the electrical transport properties of BiCuSeO
Appl. Phys. Lett. 102, 023902 (2013)

Diffusion and configuration of Li in ZnO
J. Appl. Phys. 113, 023702 (2013)

The effect of aspect ratio on the piezoresistive behavior of the multiwalled carbon nanotubes/thermoplastic elastomer nanocomposites

Additional information on Appl. Phys. Lett.
Journal Homepage: http://apl.aip.org/
Journal Information: http://apl.aip.org/about/about_the_journal
Top downloads: http://apl.aip.org/features/most_downloaded
Information for Authors: http://apl.aip.org/authors
Piezo-resistance of nano-scale silicon up to 2 GPa in tension

Umesh Kumar Bhaskar,1,8 Thomas Pardoen,2 Vikram Passi,3 and Jean-Pierre Raskin1
1Institute of Information and Communication Technologies, Electronics and Applied Mathematics, Université catholique de Louvain, B-1348 Louvain-la-Neuve, Belgium
2Institute of Mechanics, Materials and Civil Engineering, Université catholique de Louvain, B-1348 Louvain-la-Neuve, Belgium
3Institut d’Électronique, de Microélectronique et de Nanotechnologie IEMN-UMR CNRS 8520, Lille, France

(Received 23 October 2012; accepted 4 January 2013; published online 24 January 2013)

The piezo-resistance of 100 nm-thick, [110] oriented, p-type, mono-crystalline Si beams has been investigated under large uniaxial tension up to 2 GPa using an original on-chip tensile testing set-up. The piezo-resistance coefficient (\(\pi\)) was found to increase by a factor of 6 compared with \(~1.5\) for Si bulk, when decreasing the dopant concentration from \(N_d\sim1 \times 10^{19} \text{ cm}^{-3}\) down to \(N_d\sim5 \times 10^{17} \text{ cm}^{-3}\). Reduction of resistance by a factor of 5.8, higher than theoretical maximum of 4.5, is reported for \(N_d\sim5 \times 10^{17} \text{ cm}^{-3}\) under a stress of 1.7 GPa, without any sign of saturation. © 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4788919]

Piezo-resistance (\(\pi\)) is the change in resistance of a crystal upon mechanical deformation. In Si, it primarily originates from a strain induced alteration of the crystal symmetry and electronic band structure.1–4 For example, the application of an uniaxial stress along the [110] direction reduces the original cubic crystal symmetry to orthorhombic symmetry.5 This reduction of the symmetry has a pronounced effect on the electronic band structure.1–4 For example, the application of mechanical deformation, in Si, primarily originates from a strain induced alteration of the crystal symmetry and electronic band structure.1–4. However, these characterizations were primarily limited by the brittleness of Si exhibiting fracture stress below 300 MPa.

Strain engineering of Si, which aims at enhancing the mobility of charge carriers through controlled deformation of the crystal lattice, has made piezo-resistive research at high applied loads technologically pivotal to the metal oxide semiconductor field effect transistors (MOSFETs) industry.12,13 Theoretically,5,6 deformation has the potential to increase the mobility (quantified approximately by \(R_0/R\), where \(R_0\) and \(R\) are the resistance of the original and deformed crystal respectively), by a factor up to \(~4.5\) in p-channel MOSFETs, and up to \(~2\) in n-channel MOSFETs. These predictions and related experimental works14,15 are usually carried out on 2 dimensional inversion layers of holes and electrons in MOSFETs, and is expected to be lower than for bulk volumetric transport. In a recent study,16 a strain induced enhancement of \(~R_0/R\) above theoretical expectations, up to 6.5, without any sign of saturation, was demonstrated on p-type bulk Si wafer under compressive stresses up to 3 GPa.

Si nano-wires (SiNWs) are promising candidates for the next generation of transistors.17 It has been confirmed theoretically18 and experimentally19 that the strain induced enhancement of mobility can be sustained in SiNW transistors. Deformation additionally has the potential to tune SiNW properties as needed for electro-optic20 and photovoltaic21 applications. For small diameter SiNWs, a mechanical deformation can be used to reversibly alter the nature of the band-gap from direct to indirect.22

The high surface to volume ratio of SiNWs makes them also susceptible to surface effects. The interplay between mechanical deformation, surface, and confinement effects could lead to distinct physical phenomena, like for example the demonstration of giant piezo-resistance in suspended SiNWs.23 In the work by He et al.,23 the piezo-resistivity coefficients (\(\pi\)) of SiNWs were up to two orders of magnitude larger than the expected bulk values, increasing with decreasing SiNW diameter and decreasing \(N_d\). Furthermore, \(\pi\) was sensitive to the surface charge density, through the resulting SiNW space charge region. A hydrofluoric acid (HF)-treatment was found to enhance the value of \(\pi\), conceivably through the increase of depletion region in the SiNW. The results of He et al.23 and the giant piezo-resistance effect observed in SiNWs were postulated to be a stress induced modulation of the effective width of the SiNW.24 This explanation was supported by the demonstration that \(\pi\) in SiNW could indeed be modulated by up to two orders in magnitude through electrostatic control of the SiNW depletion region.25 However, there are suggestions26 that fluctuations in the SiNW resistance resulting from surface state charge trapping/de-trapping processes could be mis-interpreted as giant piezo-resistance. In a related study, a two fold increase of \(\pi\) was observed for suspended SiNWs27 in comparison with their non-suspended counterparts. These results suggest that the piezo-resistive behavior

---

---

---

---

---

---

8Author to whom correspondence should be addressed. Electronic mail: umesh.bhaskar@ulouvain.be.
of free-standing structures could be superior to structures under the constraint of the substrate. Only recently, the piezo-resistive properties of [111] oriented p-type SiNWs at large deformations have been explored and anomalous effects have been reported. There are thus both fundamental and technological interests in investigating the hole mobility of SiNWs at varying levels of applied deformations.

In this study, [110] oriented p-type Si nano-beams with \( N_u \) ranging from \( 1 \times 10^{16} \) to \( 1 \times 10^{19} \) cm\(^{-3} \) fabricated top down using 100 nm-thick silicon-on-insulator (SOI) wafers have been used to explore the piezo-resistive properties of Si nanostructures up to large deformations. One major challenge for this study is the development of an original on-chip setup sufficiently equipped to deform freestanding Si beams up to fracture, while simultaneously permitting investigation of the carrier transport under large lattice deformation. Transport measurements are reported for uniaxial tension up to 2 GPa, limited by fracture in the beams. The conductivity was observed to decrease with an increase in applied tension for all studied \( N_u \). The width of the nano-beams currently used in this work is 2 \( \mu \)m, and hence, limits direct comparisons with existing results on SiNWs. However, the technique can be extended to the study of nanometer wide beams, where applied deformations up to 5% can be achieved.

The mechanical testing technique, as shown in Figure 1(a), relies on a structure made of two beams: a loop-shaped cantilever beam made of single crystal Si sharing a partial overlap with a stiffer cantilever beam of silicon-nitride (SiN). Large internal stresses are present in the SiN beam originating from deposition. The essential idea is to use the displacement induced upon release, owing to internal stress relaxation in the SiN beam, to mechanically deform the attached Si beam. The two silicon beams forming the loop have anchor pads which are isolated from one another. These regions are heavily p-doped for the realization of Ohmic contacts. An aluminum layer is deposited, on the silicon anchor pads and annealed to form the source and drain terminal. As shown in Figure 1(a), the magnitude of the strain \( (\xi = u/L) \) imposed on each Si beam is directly inferred from measuring the displacement \( u \) of the released beams using a scanning electron microscope (SEM) and by prior knowledge of the length \( L \) of the Si beam. The accuracy on the imposed strain is estimated to be less than 0.03%. The strain is transformed into a stress by using the bulk Young’s modulus value of 169 GPa. The HF release of the Si beams results in a high transient surface charge density >\( 10^{13} \) cm\(^{-2} \). As a consequence, transport characterizations reported in this paper were made at least two weeks after release to allow the dissipation of the transient surface charges and the regrowth of a stable native oxide, as reported in Ref. 33.

For analysis, the resistances of free cantilevers, and especially designed clamp-clamp cantilever beams fabricated with the same geometry, constitute the “un-stressed” resistance measurements. This measured resistance is compared with the resistance of deformed cantilever beams. The validity of this assumption relies on uniformity of the geometry, and conformity of the surface potential of the beams owing to identical condition of fabrication and surface preparation.

Every individual test structure of Figure 1(a) provides a unique \( I_d - V_d \) curve with the inverse of the slope corresponding to the resistance at a given deformation. As seen in Figure 1(b), by creating an array of tensile test structures with increasing length of the SiN beam, the \( I_d - V_d \) characteristics can be measured for a range of applied deformation up to fracture. Figure 2(a) plots the output characteristics \( (I_d - V_d) \) measured for an array of test structures with applied stress ranging from \( \sim 0.2 \) to 1.5 GPa. This specific structure is a 100 nm-thick, 2 \( \mu \)m-wide, and 200 \( \mu \)m-long Si beam with \( N_u \sim 5 \times 10^{18} \) cm\(^{-3} \). The \( \pi \) measurement for any given geometry is an average of measurements over two mutually opposite parallel array of structures. This eliminates or, at least, minimizes the effect of any unsolicited dispersion arising from process variation or other in-correlations on the measured \( \pi \).

Figure 2(b) summarizes the change in resistance \( (\delta R/R_o) \) extracted for Si beams with \( N_u \sim 1 \times 10^{19} \) cm\(^{-3} \) as a function of the applied stress. Figure 3(a) compares the \( (\delta R/R_o) \) as a function of the imposed stress extracted for

![FIG. 1. SEM images of (a) elementary test structure for electro-mechanical characterization of Si nano beams; and (b) an array of elementary test structures with increasing tensile deformation.](image-url)
$N_d \sim 1 \times 10^{18}$ and $\sim 5 \times 10^{17}$ cm$^{-3}$. The maximum stress induced resistance reduction factor $(R/R_0)$ is summarized in Table I. The modulation of the resistance by a factor of 5.8 for $N_d \sim 5 \times 10^{17}$ cm$^{-3}$ is significantly larger than the factor of $\sim 4.5$ predicted for hole inversion layers. In addition to the change in $m^*$, there can also be contribution to $\partial R$ originating from the modification of carrier mean free path in the deformed crystal. However, since the applied deformation results in a reduction of states at the band edge, it should be expected to increase the carrier mean path and hence, lead to a decrease of the resistivity. This makes the observed continuous increase in resistance with uniaxial tension even more surprising. Qualitatively our results are in support of recent results reported for (110) bulk Si$^{16}$ with $N_d \sim 1 \times 10^{16}$ cm$^{-3}$. In this study, the resistance measured under 3 GPa of compressive stress was 6.5 times smaller than the “un-stressed” resistance.

Figure 3(b) presents the comparison of extracted $\pi$ values from our Si suspended beams with literature results on [110] oriented bulk Si and suspended SiNWs. For $N_d \sim 1 \times 10^{19}$ cm$^{-3}$, the $\pi$ value extracted in this study is $\sim 18\%$ and $12\%$ smaller than the value for bulk Si$^{7}$ and for SiNW transistors,$^{19}$ respectively. The extracted $\pi$ was also compared with recent work on top down fabricated [110] oriented SiNWs$^{23}$ with the same $N_d$ to reveal that our values are lower ($-20\%$) than and close (+5%) to the values reported on suspended and un-suspended SiNWs, respectively. For $N_d \sim 5 \times 10^{18}$ and $N_d \sim 5 \times 10^{17}$ cm$^{-3}$, the extracted $\pi$ value is $\sim 48\%$ and $66\%$ larger than that of bulk Si. In comparison to SiNWs$^{27}$ with $N_d \sim 5 \times 10^{17}$ cm$^{-3}$, the $\pi$ values extracted in this study are $20\%$ larger. A large discrepancy ($-370\%$) is observed when comparing the present results, with the work on bottom-up grown, [111] oriented, suspended SiNWs$^{23}$ with $N_d \sim 1 \times 10^{17}$ cm$^{-3}$.

The results of Table I show that the effect of the stress on both $R/R_0$ and $\pi$ decreases with increasing $N_d$. In contrast to transport in the bulk of a Si crystal, where the effective carrier concentration $p$ is a constant determined by $N_d$, in the case of MOSFET’s, Si thin films and SiNWs, $p$ can be varied through the application of an electrostatic potential at the surface. Surface states$^{14}$ ensure that there is always an electrostatic potential at the surface. The extent of the resulting space charge region will, however, depend on $N_d$. A moderate positive surface charge density $N_d = 5 \times 10^{11}$ cm$^{-2}$ at the native oxide interface would give rise to a negligible total depletion length of $2 \times 0.1$ nm for $N_d \sim 1 \times 10^{19}$ cm$^{-3}$. The factor 2 is needed to take into account depletion from both the top and bottom interfaces. For this $N_d$ value, the total depletion region would be negligible, about $0.2\%$ of the total Si film thickness. This could explain that the value of $\pi$ is comparable with the case of bulk Si. However, for the same $N_d$, the total depletion region would be $10\%$ and the $50\%$ of the Si film thickness for $N_d \sim 1 \times 10^{18}$ and $N_d \sim 5 \times 10^{17}$ cm$^{-3}$, respectively. This could be a reason for the enhanced influence of stress on $\pi$ and $R/R_0$. Indeed, the stress induced modulation of SiNW depletion length$^{24}$ is considered to cause the significant enhancement observed by Refs. 23 and 25 in “fully depleted” SiNWs. Several factors like the intensity of applied load, magnitude of enhancement (few folds in this study), and geometry

TABLE I. Influence of the stress on $R/R_0$ and $\pi$ tabulated for different dopant population $N_d$.

<table>
<thead>
<tr>
<th>$N_d$ (cm$^{-3}$)</th>
<th>$R/R_0$</th>
<th>$\pi$ (10$^{-11}$ Pa$^{-1}$)</th>
<th>Deviation of $\pi$ from bulk Si$^{7}$ (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1 \times 10^{19}$</td>
<td>1.44 at 1.8 GPa</td>
<td>29.2 ± 1</td>
<td>-18</td>
</tr>
<tr>
<td>$5 \times 10^{15}$</td>
<td>3.8 at 1.8 GPa</td>
<td>90.6 ± 4</td>
<td>+48</td>
</tr>
<tr>
<td>$5 \times 10^{17}$</td>
<td>5.8 at 1.8 GPa</td>
<td>177.8 ± 6</td>
<td>+66</td>
</tr>
</tbody>
</table>
(2 μm-wide beams) limit direct comparisons with the two orders enhancement reported for <100 nm-wide SiNWs at very low applied stresses.

In summary, a simple on-chip tensile testing setup allowing electro-mechanical characterization of nano-scale semiconductors has been used to test 100 nm-thick Si beams allowing electro-mechanical characterization of nano-scale devices.

The authors express gratitude to Dr. Emmanuel Dubois from Institut d’Electronique, de Microélectronique et de Nanotechnologie (IEMN), Lille, France for help with fabrication. The authors would especially like to thank the MINATIS consortia for funding this research.

31. See supplementary material at http://dx.doi.org/10.1063/1.4788919 for the schematic fabrication process for producing an elementary tensile stage structure and for Figures S2 and S3 showing the design and characterization of two mutually opposite parallel array of structures.